diff options
| author | Aldy Hernandez <aldyh@redhat.com> | 2001-12-20 04:42:23 +0000 |
|---|---|---|
| committer | Aldy Hernandez <aldyh@gcc.gnu.org> | 2001-12-20 04:42:23 +0000 |
| commit | a004eb826e1749df5b1f9473ec1d666b3f97f281 (patch) | |
| tree | e4df2a799c5a304a82f7b133313247ccb414b48e /gcc/doc | |
| parent | b5639a499ea9d3749f44bbd28328e7ff8a43010c (diff) | |
| download | gcc-a004eb826e1749df5b1f9473ec1d666b3f97f281.zip gcc-a004eb826e1749df5b1f9473ec1d666b3f97f281.tar.gz gcc-a004eb826e1749df5b1f9473ec1d666b3f97f281.tar.bz2 | |
install.texi: Add documentation for --enable-altivec.
2001-12-19 Aldy Hernandez <aldyh@redhat.com>
* doc/install.texi: Add documentation for --enable-altivec.
* config.gcc: Add support for --enable-altivec.
* config/rs6000/altivec.h: New.
* config/rs6000/linuxaltivec.h (SUBSUBTARGET_OVERRIDE_OPTIONS):
Define. Fix typo.
* config/rs6000/rs6000.c (vrsave_operation): Change unspec to
unspec_volatile.
(generate_set_vrsave): Generate the unspec here instead of calling
an .md pattern.
(generate_set_vrsave): Use gen_rtvec.
(rs6000_emit_prologue): Replace call to gen_get_vrsave with
gen_rtx_SET.
* config/rs6000/rs6000.md ("*movsi_internal1"): Add constraints
for setting special registers.
("*set_vrsave_internal"): Use unspec_volatile.
("set_vrsave"): Remove.
("get_vrsave"): Remove.
* config/rs6000/rs6000.h (REG_CLASS_CONTENTS): Add vrsave to
SPECIAL_REGS.
From-SVN: r48194
Diffstat (limited to 'gcc/doc')
| -rw-r--r-- | gcc/doc/install.texi | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/gcc/doc/install.texi b/gcc/doc/install.texi index 3ff8703..0916254 100644 --- a/gcc/doc/install.texi +++ b/gcc/doc/install.texi @@ -678,6 +678,12 @@ SPARC@. If configure does not recognize the model name (e.g.@: arm700, 603e, or ultrasparc) you provide, please check the configure script for a complete list of supported models. +@item --enable-altivec +Specify that the target supports AltiVec vector enhancements. This +option will adjust the ABI for AltiVec enhancements, as well as generate +AltiVec code when appropriate. This option is only available for +PowerPC systems. + @item --enable-target-optspace Specify that target libraries should be optimized for code space instead of code speed. |