diff options
author | Daniel Jacobowitz <dan@codesourcery.com> | 2010-05-24 19:36:31 +0000 |
---|---|---|
committer | Sandra Loosemore <sandra@gcc.gnu.org> | 2010-05-24 15:36:31 -0400 |
commit | 0c422e74339e763aef23bfd0f8cd7d99ab9144bf (patch) | |
tree | 95eff8c17e87466108b84e30fdc0d0577f2ce4b0 /gcc/doc | |
parent | 243fbddd9c886159b7461867c84db564e0b5b0b0 (diff) | |
download | gcc-0c422e74339e763aef23bfd0f8cd7d99ab9144bf.zip gcc-0c422e74339e763aef23bfd0f8cd7d99ab9144bf.tar.gz gcc-0c422e74339e763aef23bfd0f8cd7d99ab9144bf.tar.bz2 |
neon-testgen.ml: Use dg-add-options arm_neon.
2010-05-24 Daniel Jacobowitz <dan@codesourcery.com>
Sandra Loosemore <sandra@codesourcery.com>
gcc/
* config/arm/neon-testgen.ml: Use dg-add-options arm_neon.
* doc/sourcebuild.texi (Effective-Target Keywords): Update arm_neon_ok
description. Add arm_neon_fp16_ok.
(Add Options): Add arm_neon and arm_neon_fp16.
gcc/testsuite/
* gcc.target/arm/neon/: Regenerated test cases.
* gcc.target/arm/neon/polytypes.c,
gcc.target/arm/neon-vmla-1.c, gcc.target/arm/neon-vmls-1.c,
gcc.target/arm/neon-cond-1.c, gcc.target/arm/neon/vfp-shift-a2t2.c,
gcc.target/arm/neon-thumb2-move.c, gcc.dg/torture/arm-fp16-ops-8.c,
gcc.dg/torture/arm-fp16-ops-7.c, g++.dg/ext/arm-fp16/arm-fp16-ops-7.C,
g++.dg/ext/arm-fp16/arm-fp16-ops-8.C, g++.dg/abi/mangle-neon.C: Use
dg-add-options arm_neon.
* gcc.target/arm/fp16-compile-vcvt.c, gcc.dg/torture/arm-fp16-ops-5.c,
gcc.dg/torture/arm-fp16-ops-6.c, g++.dg/ext/arm-fp16/arm-fp16-ops-5.C,
g++.dg/ext/arm-fp16/arm-fp16-ops-6.C: Use dg-add-options arm_neon_fp16
and arm_neon_fp16_ok.
* gcc.dg/vect/vect.exp, g++.dg/vect/vect.exp,
gfortran.dg/vect/vect.exp: Use add_options_for_arm_neon.
* lib/target-supports.exp (add_options_for_arm_neon): New.
(check_effective_target_arm_neon_ok_nocache): New, from
check_effective_target_arm_neon_ok. Check multiple possibilities.
(check_effective_target_arm_neon_ok): Use
check_effective_target_arm_neon_ok_nocache.
(add_options_for_arm_neon_fp16)
(check_effective_target_arm_neon_fp16_ok)
check_effective_target_arm_neon_fp16_ok_nocache): New.
(check_effective_target_arm_neon_hw): Use add_options_for_arm_neon.
Co-Authored-By: Sandra Loosemore <sandra@codesourcery.com>
From-SVN: r159794
Diffstat (limited to 'gcc/doc')
-rw-r--r-- | gcc/doc/sourcebuild.texi | 20 |
1 files changed, 18 insertions, 2 deletions
diff --git a/gcc/doc/sourcebuild.texi b/gcc/doc/sourcebuild.texi index a27aea2..c4353c7 100644 --- a/gcc/doc/sourcebuild.texi +++ b/gcc/doc/sourcebuild.texi @@ -1500,8 +1500,14 @@ ARM target supports generating NEON instructions. Test system supports executing NEON instructions. @item arm_neon_ok -ARM Target supports @code{-mfpu=neon -mfloat-abi=softfp}. -Some multilibs may be incompatible with these options. +@anchor{arm_neon_ok} +ARM Target supports @code{-mfpu=neon -mfloat-abi=softfp} or compatible +options. Some multilibs may be incompatible with these options. + +@item arm_neon_fp16_ok +@anchor{arm_neon_fp16_ok} +ARM Target supports @code{-mfpu=neon-fp16 -mfloat-abi=softfp} or compatible +options. Some multilibs may be incompatible with these options. @item arm_thumb1_ok ARM target generates Thumb-1 code for @code{-mthumb}. @@ -1875,6 +1881,16 @@ compliance mode. @item mips16_attribute @code{mips16} function attributes. Only MIPS targets support this feature, and only then in certain modes. + +@item arm_neon +NEON support. Only ARM targets support this feature, and only then +in certain modes; see the @ref{arm_neon_ok,,arm_neon_ok effective target +keyword}. + +@item arm_neon_fp16 +NEON and half-precision floating point support. Only ARM targets +support this feature, and only then in certain modes; see +the @ref{arm_neon_ok,,arm_neon_fp16_ok effective target keyword}. @end table @node Require Support |