aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/riscv/riscv-vector-builtins-bases.cc
diff options
context:
space:
mode:
authorPan Li <pan2.li@intel.com>2023-08-02 18:15:47 +0800
committerPan Li <pan2.li@intel.com>2023-08-03 09:22:57 +0800
commitcba9db950371e810e32e75425707beceb85bb0f0 (patch)
treea562ac6e16084e35fb27e34b0435809a0e75d230 /gcc/config/riscv/riscv-vector-builtins-bases.cc
parent4297a08ed1a73c46df06249e297ca4ab35e2198c (diff)
downloadgcc-cba9db950371e810e32e75425707beceb85bb0f0.zip
gcc-cba9db950371e810e32e75425707beceb85bb0f0.tar.gz
gcc-cba9db950371e810e32e75425707beceb85bb0f0.tar.bz2
RISC-V: Support RVV VFWSUB rounding mode intrinsic API
This patch would like to support the rounding mode API for the VFWSUB for the below samples. * __riscv_vfwsub_vv_f64m2_rm * __riscv_vfwsub_vv_f64m2_rm_m * __riscv_vfwsub_vf_f64m2_rm * __riscv_vfwsub_vf_f64m2_rm_m * __riscv_vfwsub_wv_f64m2_rm * __riscv_vfwsub_wv_f64m2_rm_m * __riscv_vfwsub_wf_f64m2_rm * __riscv_vfwsub_wf_f64m2_rm_m Signed-off-by: Pan Li <pan2.li@intel.com> gcc/ChangeLog: * config/riscv/riscv-vector-builtins-bases.cc (BASE): Add vfwsub frm. * config/riscv/riscv-vector-builtins-bases.h: Add declaration. * config/riscv/riscv-vector-builtins-functions.def (vfwsub_frm): Add vfwsub function definitions. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/float-point-widening-sub.c: New test.
Diffstat (limited to 'gcc/config/riscv/riscv-vector-builtins-bases.cc')
-rw-r--r--gcc/config/riscv/riscv-vector-builtins-bases.cc3
1 files changed, 3 insertions, 0 deletions
diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.cc b/gcc/config/riscv/riscv-vector-builtins-bases.cc
index 981a4a7..ddf694c 100644
--- a/gcc/config/riscv/riscv-vector-builtins-bases.cc
+++ b/gcc/config/riscv/riscv-vector-builtins-bases.cc
@@ -317,6 +317,7 @@ public:
/* Implements below instructions for frm
- vfwadd
+ - vfwsub
*/
template<rtx_code CODE>
class widen_binop_frm : public function_base
@@ -2100,6 +2101,7 @@ static CONSTEXPR const reverse_binop_frm<MINUS> vfrsub_frm_obj;
static CONSTEXPR const widen_binop<PLUS> vfwadd_obj;
static CONSTEXPR const widen_binop_frm<PLUS> vfwadd_frm_obj;
static CONSTEXPR const widen_binop<MINUS> vfwsub_obj;
+static CONSTEXPR const widen_binop_frm<MINUS> vfwsub_frm_obj;
static CONSTEXPR const binop<MULT> vfmul_obj;
static CONSTEXPR const binop<DIV> vfdiv_obj;
static CONSTEXPR const reverse_binop<DIV> vfrdiv_obj;
@@ -2330,6 +2332,7 @@ BASE (vfrsub_frm)
BASE (vfwadd)
BASE (vfwadd_frm)
BASE (vfwsub)
+BASE (vfwsub_frm)
BASE (vfmul)
BASE (vfdiv)
BASE (vfrdiv)