diff options
| author | Pan Li <pan2.li@intel.com> | 2023-08-04 17:11:26 +0800 |
|---|---|---|
| committer | Pan Li <pan2.li@intel.com> | 2023-08-04 17:11:26 +0800 |
| commit | 2d2f090e67b26457596e7d5aabe629e3da58db94 (patch) | |
| tree | 5b68120f4a172ec3a5bd4178b11fc24fa7e4b1d4 /gcc/config/riscv/riscv-vector-builtins-bases.cc | |
| parent | 7a6b4d87d8aa50ef644414fe224c3540c540c2d4 (diff) | |
| download | gcc-2d2f090e67b26457596e7d5aabe629e3da58db94.zip gcc-2d2f090e67b26457596e7d5aabe629e3da58db94.tar.gz gcc-2d2f090e67b26457596e7d5aabe629e3da58db94.tar.bz2 | |
Revert "RISC-V: Support RVV VFMACC rounding mode intrinsic API"
This reverts commit 51e5a5cefb11d8a7b2216e866abcc225ba16d127.
Diffstat (limited to 'gcc/config/riscv/riscv-vector-builtins-bases.cc')
| -rw-r--r-- | gcc/config/riscv/riscv-vector-builtins-bases.cc | 25 |
1 files changed, 0 insertions, 25 deletions
diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.cc b/gcc/config/riscv/riscv-vector-builtins-bases.cc index 1695d77..afe3735 100644 --- a/gcc/config/riscv/riscv-vector-builtins-bases.cc +++ b/gcc/config/riscv/riscv-vector-builtins-bases.cc @@ -356,29 +356,6 @@ public: } }; -/* Implements below instructions for frm - - vfmacc -*/ -class vfmacc_frm : public function_base -{ -public: - bool has_rounding_mode_operand_p () const override { return true; } - - bool has_merge_operand_p () const override { return false; } - - rtx expand (function_expander &e) const override - { - if (e.op_info->op == OP_TYPE_vf) - return e.use_ternop_insn (true, - code_for_pred_mul_scalar (PLUS, - e.vector_mode ())); - if (e.op_info->op == OP_TYPE_vv) - return e.use_ternop_insn (true, - code_for_pred_mul (PLUS, e.vector_mode ())); - gcc_unreachable (); - } -}; - /* Implements vrsub. */ class vrsub : public function_base { @@ -2139,7 +2116,6 @@ static CONSTEXPR const reverse_binop_frm<DIV> vfrdiv_frm_obj; static CONSTEXPR const widen_binop<MULT> vfwmul_obj; static CONSTEXPR const widen_binop_frm<MULT> vfwmul_frm_obj; static CONSTEXPR const vfmacc vfmacc_obj; -static CONSTEXPR const vfmacc_frm vfmacc_frm_obj; static CONSTEXPR const vfnmsac vfnmsac_obj; static CONSTEXPR const vfmadd vfmadd_obj; static CONSTEXPR const vfnmsub vfnmsub_obj; @@ -2375,7 +2351,6 @@ BASE (vfrdiv_frm) BASE (vfwmul) BASE (vfwmul_frm) BASE (vfmacc) -BASE (vfmacc_frm) BASE (vfnmsac) BASE (vfmadd) BASE (vfnmsub) |