diff options
| author | Andrew Stubbs <ams@codesourcery.com> | 2019-12-09 14:49:08 +0000 |
|---|---|---|
| committer | Andrew Stubbs <ams@gcc.gnu.org> | 2019-12-09 14:49:08 +0000 |
| commit | 28dd61b782453624f0d10e6ace73b5e20506a4a6 (patch) | |
| tree | 7ff9f4050fe28aff1dbd5a44c363a5faa34d6153 /gcc/config/gcn/gcn-valu.md | |
| parent | fc548411ff587c105be0a9cd37877eb4b3d4b834 (diff) | |
| download | gcc-28dd61b782453624f0d10e6ace73b5e20506a4a6.zip gcc-28dd61b782453624f0d10e6ace73b5e20506a4a6.tar.gz gcc-28dd61b782453624f0d10e6ace73b5e20506a4a6.tar.bz2 | |
Fix more unrecognised GCN instructions
2019-12-09 Andrew Stubbs <ams@codesourcery.com>
gcc/
* config/gcn/gcn-valu.md (gather<mode>_insn_1offset<exec>): Change
%s to %o in asm output.
(gather<mode>_insn_2offsets<exec>): Likewise.
From-SVN: r279131
Diffstat (limited to 'gcc/config/gcn/gcn-valu.md')
| -rw-r--r-- | gcc/config/gcn/gcn-valu.md | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/config/gcn/gcn-valu.md b/gcc/config/gcn/gcn-valu.md index 95e0731..16b37e8 100644 --- a/gcc/config/gcn/gcn-valu.md +++ b/gcc/config/gcn/gcn-valu.md @@ -722,7 +722,7 @@ sprintf (buf, "flat_load%%o0\t%%0, %%1%s\;s_waitcnt\t0", glc); } else if (AS_GLOBAL_P (as)) - sprintf (buf, "global_load%%s0\t%%0, %%1, off offset:%%2%s\;" + sprintf (buf, "global_load%%o0\t%%0, %%1, off offset:%%2%s\;" "s_waitcnt\tvmcnt(0)", glc); else gcc_unreachable (); @@ -780,7 +780,7 @@ /* Work around assembler bug in which a 64-bit register is expected, but a 32-bit value would be correct. */ int reg = REGNO (operands[2]) - FIRST_VGPR_REG; - sprintf (buf, "global_load%%s0\t%%0, v[%d:%d], %%1 offset:%%3%s\;" + sprintf (buf, "global_load%%o0\t%%0, v[%d:%d], %%1 offset:%%3%s\;" "s_waitcnt\tvmcnt(0)", reg, reg + 1, glc); } else |