aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/c4x/c4x.md
diff options
context:
space:
mode:
authorAndrew Pinski <pinskia@physics.uc.edu>2004-08-13 15:34:00 +0000
committerAndrew Pinski <pinskia@gcc.gnu.org>2004-08-13 08:34:00 -0700
commit1e5f1716392c7915c55d95329ae59d1acce8592a (patch)
tree878c3b36634b01083dbdab85167d3a3f2f7de154 /gcc/config/c4x/c4x.md
parent9bcc9490cb4ac565b9226625aa1132b65eab0250 (diff)
downloadgcc-1e5f1716392c7915c55d95329ae59d1acce8592a.zip
gcc-1e5f1716392c7915c55d95329ae59d1acce8592a.tar.gz
gcc-1e5f1716392c7915c55d95329ae59d1acce8592a.tar.bz2
darwin-c.c (find_subframework_file): Fix spelling of cannot.
2004-08-12 Andrew Pinski <pinskia@physics.uc.edu> * config/darwin-c.c (find_subframework_file): Fix spelling of cannot. * config/libgloss.h: Likewise. * config/arm/arm.c (arm_gen_load_multiple): Likewise. * c4x/c4x-modes.def: Likewise. * config/c4x/c4x.c (c4x_hard_regno_rename_ok): Likewise. (c4x_rptb_nop_p): Likewise. (c4x_rptb_valid_p): Likewise. (c4x_rptb_insert): Likewise. (c4x_address_conflict): Likewise. * config/c4x/c4x.md: Likewise. * config/frv/frv.md: Likewise. * config/i386/athlon.md: Likewise. * config/i386/i386.md: Likewise. * config/i386/predicates.md: Likewise. * config/ia64/ia64.c: Likewise. * config/ia64/itanium1.md: Likewise. * config/ia64/itanium2.md: Likewise. * config/iq2000/iq2000.md: Likewise. * config/mcore/mcore.c: Likewise. * config/mips/mips.c: Likewise. * config/mips/r3900.h: Likewise. * config/mips/sb1.md: Likewise. * config/pa/milli64.S: Likewise. * config/pa/pa.c: Likewise. * config/pa/pa.h: Likewise. * config/rs6000/8540.md: Likewise. From-SVN: r85944
Diffstat (limited to 'gcc/config/c4x/c4x.md')
-rw-r--r--gcc/config/c4x/c4x.md6
1 files changed, 3 insertions, 3 deletions
diff --git a/gcc/config/c4x/c4x.md b/gcc/config/c4x/c4x.md
index a75671a..edab060 100644
--- a/gcc/config/c4x/c4x.md
+++ b/gcc/config/c4x/c4x.md
@@ -320,8 +320,8 @@
; op3 fetch executed
; This means that we can allow any instruction in the last delay slot
; and only instructions which modify registers in the first two.
-; lda can not be executed in the first delay slot
-; and ldpk can not be executed in the first two delay slots.
+; lda cannot be executed in the first delay slot
+; and ldpk cannot be executed in the first two delay slots.
(define_attr "onlyreg" "false,true"
(cond [(eq_attr "type" "unary,unarycc")
@@ -5909,7 +5909,7 @@
"push\\t%0"
[(set_attr "type" "push")])
-; we can not use this because the popf will destroy the low 8 bits
+; we cannot use this because the popf will destroy the low 8 bits
;(define_insn "pophf"
; [(set (match_operand:HF 0 "reg_operand" "=h")
; (mem:HF (post_dec:QI (reg:QI 20))))