aboutsummaryrefslogtreecommitdiff
path: root/gcc/config.gcc
diff options
context:
space:
mode:
authorH.J. Lu <hjl@gcc.gnu.org>2015-07-06 09:56:11 -0700
committerH.J. Lu <hjl@gcc.gnu.org>2015-07-06 09:56:11 -0700
commita0f4ee6ee5336997f2a3eeaca330d225ae82ace8 (patch)
tree76ab9546cff1a7baaf0e1b0fde5749d5862116fb /gcc/config.gcc
parentee40b04429bbf86e94579b11e29b7ece7b3c08a9 (diff)
downloadgcc-a0f4ee6ee5336997f2a3eeaca330d225ae82ace8.zip
gcc-a0f4ee6ee5336997f2a3eeaca330d225ae82ace8.tar.gz
gcc-a0f4ee6ee5336997f2a3eeaca330d225ae82ace8.tar.bz2
Optimize i?86-*-elfiamcu for iamcu by default
Default -mtune=/-march= to iamcu for i[34567]86-*-elfiamcu targets. * config.gcc (x86_archs): Add iamcu. (with_cpu): Default to iamcu for i[34567]86-*-elfiamcu. (with_arch): Likewise. * doc/invoke.texi: Add iamcu. From-SVN: r225464
Diffstat (limited to 'gcc/config.gcc')
-rw-r--r--gcc/config.gcc8
1 files changed, 7 insertions, 1 deletions
diff --git a/gcc/config.gcc b/gcc/config.gcc
index 2b3af82..f0405fe 100644
--- a/gcc/config.gcc
+++ b/gcc/config.gcc
@@ -585,7 +585,7 @@ tm_defines="$tm_defines LIBC_GLIBC=1 LIBC_UCLIBC=2 LIBC_BIONIC=3 LIBC_MUSL=4"
x86_archs="athlon athlon-4 athlon-fx athlon-mp athlon-tbird \
athlon-xp k6 k6-2 k6-3 geode c3 c3-2 winchip-c6 winchip2 i386 i486 \
i586 i686 pentium pentium-m pentium-mmx pentium2 pentium3 pentium3m \
-pentium4 pentium4m pentiumpro prescott"
+pentium4 pentium4m pentiumpro prescott iamcu"
# 64-bit x86 processors supported by --with-arch=. Each processor
# MUST be separated by exactly one space.
@@ -3278,6 +3278,9 @@ esac
# This block sets nothing except for with_cpu.
if test x$with_cpu = x ; then
case ${target} in
+ i[34567]86-*-elfiamcu)
+ with_cpu=iamcu
+ ;;
i[34567]86-*-*|x86_64-*-*)
with_cpu=$cpu
;;
@@ -3370,6 +3373,9 @@ if test x$with_arch = x ; then
# Default arch is set via TARGET_SUBTARGET32_ISA_DEFAULT
# and TARGET_SUBTARGET64_ISA_DEFAULT in config/i386/darwin.h.
;;
+ i[34567]86-*-elfiamcu)
+ with_arch=iamcu
+ ;;
i[34567]86-*-*)
# --with-fpmath sets the default ISA to SSE2, which is the same
# ISA supported by Pentium 4.