diff options
| author | Paul A. Clarke <pc@us.ibm.com> | 2018-10-26 18:38:25 +0000 |
|---|---|---|
| committer | Paul Clarke <pc@gcc.gnu.org> | 2018-10-26 18:38:25 +0000 |
| commit | b1ddadacb897251343102842dbb9ce97d0bae73c (patch) | |
| tree | 70c7c92e47d59b9c49b521d5face6a7e65574958 /gcc/ChangeLog | |
| parent | 827651b0740936feea4f31d718a2175be128cc42 (diff) | |
| download | gcc-b1ddadacb897251343102842dbb9ce97d0bae73c.zip gcc-b1ddadacb897251343102842dbb9ce97d0bae73c.tar.gz gcc-b1ddadacb897251343102842dbb9ce97d0bae73c.tar.bz2 | |
[rs6000] Add compatible implementations of x86 SSSE3 intrinsics
This is a follow-on to earlier commits for adding compatibility
implementations of x86 intrinsics for PPC64LE. This is the first of
two patches. This patch adds the 32 x86 intrinsics from
<tmmintrin.h> ("SSSE3"). (Patch 2/2 adds tests for these intrinsics,
and briefly describes the tests performed.)
gcc/ChangeLog:
2018-10-26 Paul A. Clarke <pc@us.ibm.com>
* config/rs6000/tmmintrin.h: New file.
* config.gcc (powerpc*-*-*): Add tmmintrin.h to extra_headers.
From-SVN: r265542
Diffstat (limited to 'gcc/ChangeLog')
| -rw-r--r-- | gcc/ChangeLog | 7 |
1 files changed, 6 insertions, 1 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 72a69a8..9e9058c 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,4 +1,9 @@ -2018-10-25 Paul A. Clarke <pc@us.ibm.com> +2018-10-26 Paul A. Clarke <pc@us.ibm.com> + + * config/rs6000/tmmintrin.h: New file. + * config.gcc (powerpc*-*-*): Add tmmintrin.h to extra_headers. + +2018-10-26 Paul A. Clarke <pc@us.ibm.com> * config/rs6000/mmintrin.h: Enable 32bit compilation. * config/rs6000/xmmintrin.h: Likewise. |