diff options
| author | Michael Collison <michael.collison@arm.com> | 2017-01-12 08:12:02 +0000 |
|---|---|---|
| committer | Michael Collison <collison@gcc.gnu.org> | 2017-01-12 08:12:02 +0000 |
| commit | f15dbadbf6a204a48ab2f244b5b677dafa595e04 (patch) | |
| tree | b15205aae68f323864fb8ef7c6ff70d364a26700 | |
| parent | da7069127c27ac5d96ecf34db5065b70c6066f73 (diff) | |
| download | gcc-f15dbadbf6a204a48ab2f244b5b677dafa595e04.zip gcc-f15dbadbf6a204a48ab2f244b5b677dafa595e04.tar.gz gcc-f15dbadbf6a204a48ab2f244b5b677dafa595e04.tar.bz2 | |
zero_bits_compound-2.c: Fix test for aarch64.
2016-11-30 Michael Collison <michael.collison@arm.com>
* gcc.dg/zero_bits_compound-2.c: Fix test for aarch64.
From-SVN: r244348
| -rw-r--r-- | gcc/testsuite/ChangeLog | 4 | ||||
| -rw-r--r-- | gcc/testsuite/gcc.dg/zero_bits_compound-2.c | 6 |
2 files changed, 8 insertions, 2 deletions
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog index c8c9c62..b10c036 100644 --- a/gcc/testsuite/ChangeLog +++ b/gcc/testsuite/ChangeLog @@ -1,3 +1,7 @@ +2017-01-12 Michael Collison <michael.collison@arm.com> + + * gcc.dg/zero_bits_compound-2.c: Fix test for aarch64. + 2017-01-11 Julia Koval <julia.koval@intel.com> Uros Bizjak <ubizjak@gmail.com> diff --git a/gcc/testsuite/gcc.dg/zero_bits_compound-2.c b/gcc/testsuite/gcc.dg/zero_bits_compound-2.c index f6c390a..64e6744 100644 --- a/gcc/testsuite/gcc.dg/zero_bits_compound-2.c +++ b/gcc/testsuite/gcc.dg/zero_bits_compound-2.c @@ -3,7 +3,7 @@ /* { dg-do compile { target i?86-*-* x86_64-*-* s390*-*-* aarch64*-*-* } } */ /* { dg-require-effective-target lp64 } */ -/* { dg-options "-O3 -dP" } */ +/* { dg-options "-O3 -dP -fdump-rtl-combine" } */ unsigned long foo (unsigned char c) { @@ -36,4 +36,6 @@ unsigned long bar (unsigned char c) } /* Check that an AND expression was used. */ -/* { dg-final { scan-assembler-times "\\(and:" 2 } } */ +/* { dg-final { scan-assembler-times "\\(and:" 2 { target { ! aarch64*-*-* } } } } */ +/* { dg-final { scan-rtl-dump "\\(and:DI" "combine" { target aarch64*-*-* } } } */ +/* { dg-final { scan-rtl-dump "\\(and:SI" "combine" { target aarch64*-*-* } } } */ |