diff options
author | Dwarakanath Rajagopal <dwarak@gcc.gnu.org> | 2007-05-01 19:48:29 +0000 |
---|---|---|
committer | Dwarakanath Rajagopal <dwarak@gcc.gnu.org> | 2007-05-01 19:48:29 +0000 |
commit | 9369ed9561ea7a5f19486a9a1fe32d7ae3b8c500 (patch) | |
tree | f4d181c6cb1f31e2449181d325bf2e4c9b5573ed | |
parent | ed99bffc4e1f0f8208b95cffc17486d72dab90e6 (diff) | |
download | gcc-9369ed9561ea7a5f19486a9a1fe32d7ae3b8c500.zip gcc-9369ed9561ea7a5f19486a9a1fe32d7ae3b8c500.tar.gz gcc-9369ed9561ea7a5f19486a9a1fe32d7ae3b8c500.tar.bz2 |
Accept k8-sse3, opteron-sse3 and athlon64-sse3 as improved versions of k8,opteron and athlon64 with SSE3 instruction set support
From-SVN: r124340
-rw-r--r-- | gcc/ChangeLog | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index ea68544..3ee41a5 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,5 +1,12 @@ 2007-05-01 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> + * config/i386/i386.c (override_options): Accept k8-sse3, opteron-sse3 + and athlon64-sse3 as improved versions of k8, opteron and athlon64 + with SSE3 instruction set support. + * doc/invoke.texi: Likewise. + +2007-05-01 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> + * config/i386/i386.c (override_options): Tuning 32-byte loop alignment for amdfam10 architecture. Increasing the max loop alignment to 24 bytes. |