diff options
| author | Matthew Fortune <matthew.fortune@imgtec.com> | 2025-04-21 09:53:49 -0600 |
|---|---|---|
| committer | Jeff Law <jlaw@ventanamicro.com> | 2025-04-21 09:54:42 -0600 |
| commit | 7c48d3e49b5417bd26beea7eb832fa9ca5caf38e (patch) | |
| tree | 8197fb5fd3b0692d2015a0c3f5f52f4ee1c50a04 | |
| parent | 727a43e0a66052235706379239359807230054e0 (diff) | |
| download | gcc-7c48d3e49b5417bd26beea7eb832fa9ca5caf38e.zip gcc-7c48d3e49b5417bd26beea7eb832fa9ca5caf38e.tar.gz gcc-7c48d3e49b5417bd26beea7eb832fa9ca5caf38e.tar.bz2 | |
[PATCH 08/61] Testsuite: Accept jrc for clear cache intrinsic
Accept jrc for clear cache intrinsic.
gcc/testsuite
* gcc.target/mips/clear-cache-1.c: Also allow jrc.
| -rw-r--r-- | gcc/testsuite/gcc.target/mips/clear-cache-1.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/gcc/testsuite/gcc.target/mips/clear-cache-1.c b/gcc/testsuite/gcc.target/mips/clear-cache-1.c index f1554f5..cd11c66 100644 --- a/gcc/testsuite/gcc.target/mips/clear-cache-1.c +++ b/gcc/testsuite/gcc.target/mips/clear-cache-1.c @@ -1,7 +1,7 @@ /* { dg-do compile } */ /* { dg-options "-msynci isa_rev>=2" } */ /* { dg-final { scan-assembler "\tsynci\t" } } */ -/* { dg-final { scan-assembler "\tjr.hb\t" } } */ +/* { dg-final { scan-assembler "\tjrc?.hb\t" } } */ /* { dg-final { scan-assembler-not "_flush_cache|mips_sync_icache|_cacheflush" } } */ NOMIPS16 void f() |