aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorUros Bizjak <ubizjak@gmail.com>2024-09-12 20:34:28 +0200
committerUros Bizjak <ubizjak@gmail.com>2024-09-12 20:49:57 +0200
commit19d751601d012bbe31512d26f968e75873a408ab (patch)
tree0376814095f5b0064f1e8c7906e056703cf3b2e7
parent12bdcc3d7970860b9d66ed4dea203bde8fd68d4d (diff)
downloadgcc-19d751601d012bbe31512d26f968e75873a408ab.zip
gcc-19d751601d012bbe31512d26f968e75873a408ab.tar.gz
gcc-19d751601d012bbe31512d26f968e75873a408ab.tar.bz2
i386: Implement SAT_ADD for signed vector integers
Enable V4QI, V2QI and V2HI mode signed saturated arithmetic insn patterns and add a couple of testcases to test for PADDSB and PADDSW instructions. PR target/112600 gcc/ChangeLog: * config/i386/mmx.md (<sat_plusminus:insn><mode>3): Rename from *<sat_plusminus:insn><mode>3. gcc/testsuite/ChangeLog: * gcc.target/i386/pr112600-3a.c: New test. * gcc.target/i386/pr112600-3b.c: New test.
-rw-r--r--gcc/config/i386/mmx.md2
-rw-r--r--gcc/testsuite/gcc.target/i386/pr112600-3a.c25
-rw-r--r--gcc/testsuite/gcc.target/i386/pr112600-3b.c25
3 files changed, 51 insertions, 1 deletions
diff --git a/gcc/config/i386/mmx.md b/gcc/config/i386/mmx.md
index 2f8d958..e88a06c 100644
--- a/gcc/config/i386/mmx.md
+++ b/gcc/config/i386/mmx.md
@@ -3218,7 +3218,7 @@
(set_attr "type" "mmxadd,sseadd,sseadd")
(set_attr "mode" "DI,TI,TI")])
-(define_insn "*<insn><mode>3"
+(define_insn "<insn><mode>3"
[(set (match_operand:VI_16_32 0 "register_operand" "=x,Yw")
(sat_plusminus:VI_16_32
(match_operand:VI_16_32 1 "register_operand" "<comm>0,Yw")
diff --git a/gcc/testsuite/gcc.target/i386/pr112600-3a.c b/gcc/testsuite/gcc.target/i386/pr112600-3a.c
new file mode 100644
index 0000000..0c38659
--- /dev/null
+++ b/gcc/testsuite/gcc.target/i386/pr112600-3a.c
@@ -0,0 +1,25 @@
+/* PR middle-end/112600 */
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -msse2" } */
+
+#define MIN -128
+#define MAX 127
+
+typedef char T;
+typedef unsigned char UT;
+
+void foo (T *out, T *op_1, T *op_2, int n)
+{
+ int i;
+
+ for (i = 0; i < n; i++)
+ {
+ T x = op_1[i];
+ T y = op_2[i];
+ T sum = (UT) x + (UT) y;
+
+ out[i] = (x ^ y) < 0 ? sum : (sum ^ x) >= 0 ? sum : x < 0 ? MIN : MAX;
+ }
+}
+
+/* { dg-final { scan-assembler "paddsb" } } */
diff --git a/gcc/testsuite/gcc.target/i386/pr112600-3b.c b/gcc/testsuite/gcc.target/i386/pr112600-3b.c
new file mode 100644
index 0000000..746c422
--- /dev/null
+++ b/gcc/testsuite/gcc.target/i386/pr112600-3b.c
@@ -0,0 +1,25 @@
+/* PR middle-end/112600 */
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -msse2" } */
+
+#define MIN -32768
+#define MAX 32767
+
+typedef short T;
+typedef unsigned short UT;
+
+void foo (T *out, T *op_1, T *op_2, int n)
+{
+ int i;
+
+ for (i = 0; i < n; i++)
+ {
+ T x = op_1[i];
+ T y = op_2[i];
+ T sum = (UT) x + (UT) y;
+
+ out[i] = (x ^ y) < 0 ? sum : (sum ^ x) >= 0 ? sum : x < 0 ? MIN : MAX;
+ }
+}
+
+/* { dg-final { scan-assembler "paddsw" } } */