blob: 8755afb707f3aecbddc49491984988425203c8a4 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
# sh testcase for shlr
# mach: all
# as(sh): -defsym sim_cpu=0
# as(shdsp): -defsym sim_cpu=1 -dsp
.include "testutils.inc"
start
shlr:
set_grs_a5a5
mov #0, r0
or #192, r0
shlr r0
assertreg0 96
shlr r0
assertreg0 48
shlr r0
assertreg0 24
shlr r0
assertreg0 12
shlr r0
assertreg0 6
shlr r0
assertreg0 3
# Make sure a bit is shifted into T.
shlr r0
bf wrong
assertreg0 1
# Ditto.
shlr r0
bf wrong
assertreg0 0
set_greg 0xa5a5a5a5, r0
test_grs_a5a5
pass
exit 0
wrong:
fail
|
