aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/sh/float.s
blob: e5a3bc6dbfc4461fceb889f8a22ed03536a00db6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
# sh testcase for float 
# mach: sh
# as(sh):	-defsym sim_cpu=0

	.include "testutils.inc"

	start

float_pos:
	set_grs_a5a5
	set_fprs_a5a5
	single_prec
	mov	#3, r0
	lds	r0, fpul
	float	fpul, fr2

	# Check the result.
	fldi1	fr0
	fldi1	fr1
	fadd	fr0, fr1
	fadd	fr0, fr1
	fcmp/eq	fr1, fr2
	bt	float_neg
	fail

float_neg:	
	mov	#3, r0
	neg	r0, r0
	lds	r0, fpul
	float	fpul, fr2

	# Check the result.
	fldi1	fr0
	fldi1	fr1
	fadd	fr0, fr1
	fadd	fr0, fr1
	fneg	fr1
	fcmp/eq	fr1, fr2
	bt	.L0
	fail
.L0:
	assertreg0	-3
	test_gr_a5a5	r1
	test_gr_a5a5	r2
	test_gr_a5a5	r3
	test_gr_a5a5	r4
	test_gr_a5a5	r5
	test_gr_a5a5	r6
	test_gr_a5a5	r7
	test_gr_a5a5	r8
	test_gr_a5a5	r9
	test_gr_a5a5	r10
	test_gr_a5a5	r11
	test_gr_a5a5	r12
	test_gr_a5a5	r13
	test_gr_a5a5	r14

	assert_fpreg_i	 1, fr0
	assert_fpreg_i	-3, fr1
	assert_fpreg_i	-3, fr2	
	test_fpr_a5a5	fr3
	test_fpr_a5a5	fr4
	test_fpr_a5a5	fr5
	test_fpr_a5a5	fr6
	test_fpr_a5a5	fr7
	test_fpr_a5a5	fr8
	test_fpr_a5a5	fr9
	test_fpr_a5a5	fr10
	test_fpr_a5a5	fr11
	test_fpr_a5a5	fr12
	test_fpr_a5a5	fr13
	test_fpr_a5a5	fr14
	test_fpr_a5a5	fr15

double_pos:
	set_grs_a5a5
	set_fprs_a5a5
	double_prec
	mov	#3, r0
	lds	r0, fpul
	float	fpul, dr4

	# check the result.
	fldi1	fr0
	fldi1	fr1
	single_prec
	fadd	fr0, fr1
	fadd	fr0, fr1
	double_prec
	_s2d	fr1, dr2
	fcmp/eq	dr2, dr4
	bt	double_neg
	fail

double_neg:
	double_prec
	mov	#3, r0
	neg	r0, r0
	lds	r0, fpul
	float	fpul, dr4

	# check the result.
	fldi1	fr0
	fldi1	fr1
	single_prec
	fadd	fr0, fr1
	fadd	fr0, fr1
	fneg	fr1
	double_prec
	_s2d	fr1, dr2
	fcmp/eq	dr2, dr4
	bt	.L2
	fail
.L2:
	assertreg0	-3
	test_gr_a5a5	r1
	test_gr_a5a5	r2
	test_gr_a5a5	r3
	test_gr_a5a5	r4
	test_gr_a5a5	r5
	test_gr_a5a5	r6
	test_gr_a5a5	r7
	test_gr_a5a5	r8
	test_gr_a5a5	r9
	test_gr_a5a5	r10
	test_gr_a5a5	r11
	test_gr_a5a5	r12
	test_gr_a5a5	r13
	test_gr_a5a5	r14

	single_prec
	assert_fpreg_i	 1, fr0
	assert_fpreg_i	-3, fr1
	double_prec
	assert_dpreg_i	-3, dr2
	assert_dpreg_i	-3, dr4
	test_fpr_a5a5	fr6
	test_fpr_a5a5	fr7
	test_fpr_a5a5	fr8
	test_fpr_a5a5	fr9
	test_fpr_a5a5	fr10
	test_fpr_a5a5	fr11
	test_fpr_a5a5	fr12
	test_fpr_a5a5	fr13
	test_fpr_a5a5	fr14
	test_fpr_a5a5	fr15

	pass
	exit 0