aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/frv/lrbranch.pcgs
blob: 0ac1a7568ddfa380889a1e3e1be6f2dafe05fe92 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
# frv parallel testcase for lr branching
# mach: fr500 fr550 frv

	.include "testutils.inc"

	start

	.global lrbranch
lrbranch:
	; Both conditions true
	set_spr_immed	128,lcr
	set_spr_addr	ok1,lr
	set_icc		0x4 0
	bcgelr.p	icc0,0,0
	bra   		ok4
	fail
ok1:
	test_spr_immed 	127,LCR

	; Only first condition true
	set_spr_immed	128,lcr
	set_spr_addr	ok2,lr
	set_icc		0x0 0
	bcgelr.p	icc0,0,0
	bno
	fail
ok2:
	test_spr_immed 	127,LCR

	; Only second condition true
	set_spr_immed	128,lcr
	set_spr_addr	ok3,lr
	set_icc		0x8 0
	bcgelr.p	icc0,0,0
	bra   		ok3
	fail
ok3:
	test_spr_immed 	127,LCR

	; Both conditions false
	set_spr_immed	128,lcr
	set_spr_addr	ok4,lr
	set_icc		0x0 0
	bceqlr.p	icc0,0,0
	bno
	test_spr_immed 	127,LCR

	pass

ok4:
	fail