aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/frv/fcbnolr.cgs
blob: 3c1b73a64e6188c5cb5cd7efb0f86f044c62a684 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
# frv testcase for fcbnolr
# mach: all

	.include "testutils.inc"

	start

	.global fcbnolr
fcbnolr:
	; ccond is true
	set_spr_immed	128,lcr
	set_spr_addr	bad,lr

	set_fcc		0x0 0
	fcbnolr
	set_fcc		0x1 1
	fcbnolr
	set_fcc		0x2 2
	fcbnolr
	set_fcc		0x3 3
	fcbnolr
	set_fcc		0x4 0
	fcbnolr
	set_fcc		0x5 1
	fcbnolr
	set_fcc		0x6 2
	fcbnolr
	set_fcc		0x7 3
	fcbnolr
	set_fcc		0x8 0
	fcbnolr
	set_fcc		0x9 1
	fcbnolr
	set_fcc		0xa 2
	fcbnolr
	set_fcc		0xb 3
	fcbnolr
	set_fcc		0xc 0
	fcbnolr
	set_fcc		0xd 1
	fcbnolr
	set_fcc		0xe 2
	fcbnolr
	set_fcc		0xf 3
	fcbnolr

	; ccond is true
	set_spr_immed	1,lcr
	set_fcc		0x0 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x1 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x2 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x3 3
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x4 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x5 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x6 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x7 3
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x8 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x9 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xa 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xb 3
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xc 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xd 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xe 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xf 3
	fcbnolr

	; ccond is false
	set_spr_immed	128,lcr

	set_fcc		0x0 0
	fcbnolr
	set_fcc		0x1 1
	fcbnolr
	set_fcc		0x2 2
	fcbnolr
	set_fcc		0x3 3
	fcbnolr
	set_fcc		0x4 0
	fcbnolr
	set_fcc		0x5 1
	fcbnolr
	set_fcc		0x6 2
	fcbnolr
	set_fcc		0x7 3
	fcbnolr
	set_fcc		0x8 0
	fcbnolr
	set_fcc		0x9 1
	fcbnolr
	set_fcc		0xa 2
	fcbnolr
	set_fcc		0xb 3
	fcbnolr
	set_fcc		0xc 0
	fcbnolr
	set_fcc		0xd 1
	fcbnolr
	set_fcc		0xe 2
	fcbnolr
	set_fcc		0xf 3
	fcbnolr

	; ccond is false
	set_spr_immed	1,lcr
	set_fcc		0x0 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x1 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x2 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x3 3
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x4 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x5 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x6 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x7 3
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x8 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0x9 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xa 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xb 3
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xc 0
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xd 1
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xe 2
	fcbnolr
	set_spr_immed	1,lcr
	set_fcc		0xf 3
	fcbnolr

	pass
bad:
	fail