t-sp.s\d10v\testsuite\sim - riscv-gnu-toolchain/binutils.git - Unnamed repository; edit this file 'description' to name the repository.

index : riscv-gnu-toolchain/binutils.git

Unnamed repository; edit this file 'description' to name the repository.

root

about summary refs log tree commit diff

path: root/sim/testsuite/d10v/t-sp.s

blob: df443b904879ef23b6a9d13cae5d71d9bd0d0820 (plain)

# mach: all
# output:
# sim: --environment operating

.include "t-macros.i"

	start

;;; Read/Write values to SPU/SPI

	loadpsw2 0
	ldi sp, 0xdead
	loadpsw2 PSW_SM
	ldi sp, 0xbeef

	loadpsw2 0
	check 1 sp 0xdead
	loadpsw2 PSW_SM
	check 2 sp 0xbeef

	exit0