aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/cris/hw/rv-n-cris/trivial5.ms
blob: c75e09fc6da03f029db8bb56a78b80e664f35ff3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
#mach: crisv10 crisv32
#sim(crisv10): --hw-device "/rv/trace? true"
#sim(crisv32): --hw-device "/rv/trace? true"
#output: /rv: WD\n
#output: /rv: REG R 0xd0000032\n
#output: /rv: := 0xabcdef01\n
#output: /rv: REG W 0xd0000036 := 0xaabbccdd\n
#output: /rv: REG R 0xd0000036\n
#output: /rv: := 0x76543210\n
#output: pass\n

# Test trace output for read and write.

#r @,$srcdir/$subdir/trivial4.r

 .include "trivial4.ms"