aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/bfin/dsp_a8.s
blob: 0383e20c3206e89b90d8c402980e13c91d90c10f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
/*  ALU test program.
 *  Test instructions
 *  (r7,r6) = +/- (r0,r1);
 *  (r7,r6) = +/- (r0,r1)s;
 */
# mach: bfin

.include "testutils.inc"
	start


// test positive overflow
	R0.L = 0xffff;
	R0.H = 0x7fff;
	R1.L = 0x0001;
	R1.H = 0x0000;
	R7 = 0;
	ASTAT = R7;
	R6 = R0 + R1, R7 = R0 - R1 (NS);
	DBGA ( R6.L , 0x0000 );
	DBGA ( R6.H , 0x8000 );
	DBGA ( R7.L , 0xfffe );
	DBGA ( R7.H , 0x7fff );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );

// test positive overflow
	R0.L = 0xffff;
	R0.H = 0x7fff;
	R1.L = 0x0001;
	R1.H = 0x0000;
	R7 = 0;
	ASTAT = R7;
	R7 = R0 + R1, R6 = R0 - R1 (NS);
	DBGA ( R6.L , 0xfffe );
	DBGA ( R6.H , 0x7fff );
	DBGA ( R7.L , 0x0000 );
	DBGA ( R7.H , 0x8000 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );

// test positive sat
	R0.L = 0xffff;
	R0.H = 0x7fff;
	R1.L = 0x0001;
	R1.H = 0x0000;
	R7 = 0;
	ASTAT = R7;
	R6 = R0 + R1, R7 = R0 - R1 (S);
	DBGA ( R6.L , 0xffff );
	DBGA ( R6.H , 0x7fff );
	DBGA ( R7.L , 0xfffe );
	DBGA ( R7.H , 0x7fff );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );

// test positive sat
	R0.L = 0xffff;
	R0.H = 0x7fff;
	R1.L = 0x0001;
	R1.H = 0x0000;
	R7 = 0;
	ASTAT = R7;
	R7 = R0 + R1, R6 = R0 - R1 (S);
	DBGA ( R6.L , 0xfffe );
	DBGA ( R6.H , 0x7fff );
	DBGA ( R7.L , 0xffff );
	DBGA ( R7.H , 0x7fff );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x1 );

	pass