1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
//Original:/proj/frio/dv/testcases/core/c_ccmv_cc_dr_pr/c_ccmv_cc_dr_pr.dsp
// Spec Reference: ccmv cc dpreg = dpreg
# mach: bfin
.include "testutils.inc"
start
R0 = 0;
ASTAT = R0;
imm32 r0, 0x138d2301;
imm32 r1, 0x20421053;
imm32 r2, 0x3f051405;
imm32 r3, 0x40b66507;
imm32 r4, 0x50487709;
imm32 r5, 0x6005908b;
imm32 r6, 0x7a0c6609;
imm32 r7, 0x890e108f;
imm32 p1, 0x9d021053;
imm32 p2, 0xafb41405;
imm32 p3, 0xb0bf1507;
imm32 p4, 0xd0483609;
imm32 p5, 0xe005d00b;
imm32 sp, 0xfa0c667d;
imm32 fp, 0xc90e108f;
IF CC R0 = P0;
IF CC P1 = R3;
IF CC R2 = P5;
IF CC P2 = R2;
CC = ! CC;
IF CC P3 = R6;
IF CC R5 = P1;
IF CC P4 = R7;
CC = ! CC;
IF CC R7 = P4;
IF CC P5 = R3;
IF CC R6 = SP;
IF CC R3 = P2;
CC = ! CC;
IF CC SP = R6;
IF CC R1 = P5;
IF CC FP = R4;
CC = ! CC;
IF CC R3 = P3;
CHECKREG r0, 0x138D2301;
CHECKREG r1, 0xE005D00B;
CHECKREG r2, 0x3F051405;
CHECKREG r3, 0x40B66507;
CHECKREG r4, 0x50487709;
CHECKREG r5, 0x9D021053;
CHECKREG r6, 0x7A0C6609;
CHECKREG r7, 0x890E108F;
CHECKREG p1, 0x9D021053;
CHECKREG p2, 0xAFB41405;
CHECKREG p3, 0x7A0C6609;
CHECKREG p4, 0x890E108F;
CHECKREG p5, 0xE005D00B;
CHECKREG sp, 0x7A0C6609;
CHECKREG fp, 0x50487709;
pass
|
