blob: fa5e76fd84513233fb39fb7e3c760fde8a88e487 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
/* Blackfin Ethernet Media Access Controller (EMAC) model.
Copyright (C) 2010-2023 Free Software Foundation, Inc.
Contributed by Analog Devices, Inc.
This file is part of simulators.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
#ifndef DV_BFIN_EMAC_H
#define DV_BFIN_EMAC_H
/* EMAC_OPMODE Masks */
#define RE (1 << 0)
#define ASTP (1 << 1)
#define PR (1 << 7)
#define TE (1 << 16)
/* EMAC_STAADD Masks */
#define STABUSY (1 << 0)
#define STAOP (1 << 1)
#define STADISPRE (1 << 2)
#define STAIE (1 << 3)
#define REGAD_SHIFT 6
#define REGAD_MASK (0x1f << REGAD_SHIFT)
#define REGAD(val) (((val) & REGAD_MASK) >> REGAD_SHIFT)
#define PHYAD_SHIFT 11
#define PHYAD_MASK (0x1f << PHYAD_SHIFT)
#define PHYAD(val) (((val) & PHYAD_MASK) >> PHYAD_SHIFT)
/* EMAC_SYSCTL Masks */
#define PHYIE (1 << 0)
#define RXDWA (1 << 1)
#define RXCKS (1 << 2)
#define TXDWA (1 << 4)
/* EMAC_RX_STAT Masks */
#define RX_FRLEN 0x7ff
#define RX_COMP (1 << 12)
#define RX_OK (1 << 13)
#define RX_ACCEPT (1 << 31)
/* EMAC_TX_STAT Masks */
#define TX_COMP (1 << 0)
#define TX_OK (1 << 1)
#endif
|
