aboutsummaryrefslogtreecommitdiff
path: root/sim/v850
AgeCommit message (Expand)AuthorFilesLines
2022-04-06Fix for v850e divq instructionJeff Law1-2/+2
2022-04-06Fix "bins" simulation for v850e3v5Jeff Law1-1/+8
2022-03-29Fix for MUL instruction on the v850Jeff Law1-2/+2
2022-02-21sim: gdbinit: hoist setup to common codeMike Frysinger1-9/+0
2022-01-06sim: v850: migrate to standard uintXX_t typesMike Frysinger5-111/+105
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker2-2/+2
2021-12-09sim: use ## for automake commentsMike Frysinger1-18/+18
2021-11-28sim: v850: switch to new target-newlib-syscallMike Frysinger3-67/+26
2021-11-15sim: split program path out of argv vectorMike Frysinger1-5/+1
2021-11-02sim: hoist mn10300 & v850 igen rules up to common buildsMike Frysinger2-67/+87
2021-10-31sim: v850: delete old gencode logicMike Frysinger1-7/+2
2021-10-31sim: igen: tighten up build outputMike Frysinger1-1/+1
2021-10-31sim: silence stamp touch rulesMike Frysinger1-1/+1
2021-10-31sim: standardize move-if-change rulesMike Frysinger1-15/+15
2021-10-31sim: mips/v850: remove redundant variable setupMike Frysinger1-2/+0
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-07-01sim: unify reserved instruction bits settingsMike Frysinger4-24/+6
2021-06-30sim: unify scache settingsMike Frysinger1-2/+0
2021-06-30sim: move default model to the runtime sim stateMike Frysinger2-2/+4
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
2021-06-21sim: hw: rework configure option & device selectionMike Frysinger2-37/+29
2021-06-20sim: delete SIM_AC_COMMON macroMike Frysinger4-5/+5
2021-06-20sim: unify general maintainer settingsMike Frysinger2-124/+0
2021-06-20sim: move sim-inline to the common codeMike Frysinger3-36/+5
2021-06-19sim: unify gettext/intl probing logicMike Frysinger2-85/+0
2021-06-19sim: unify toolchain dependency logicMike Frysinger2-1109/+1
2021-06-19sim: unify toolchain probing logicMike Frysinger2-1360/+26
2021-06-19sim: unify bfd library dependency testing logicMike Frysinger3-7691/+6
2021-06-19sim: unify various library testing logicMike Frysinger2-141/+6
2021-06-18sim: unify -Werror build settingsMike Frysinger3-112/+6
2021-06-18sim: move -Werror disabling to MakefileMike Frysinger2-5/+8
2021-06-18sim: split sim-signal.h include outMike Frysinger2-0/+5
2021-06-17sim: overhaul & unify endian settings managementMike Frysinger5-56/+11
2021-06-16sim: drop obsolete AC_EXEEXT callMike Frysinger2-2/+4
2021-06-16sim: drop arch-specific config.hMike Frysinger3-280/+47
2021-06-15sim: move dv-sockser define to CPPFLAGSMike Frysinger3-8/+5
2021-06-12sim: overhaul alignment settings managementMike Frysinger4-56/+8
2021-06-12sim: unify bug & package settingsMike Frysinger3-87/+2
2021-06-12sim: unify debug/stdio/trace/profile build settingsMike Frysinger2-150/+2
2021-06-12sim: unify environment build settingsMike Frysinger3-32/+2
2021-06-12sim: unify assert build settingsMike Frysinger4-28/+6
2021-06-12sim: unify platform function & header testsMike Frysinger4-594/+8
2021-06-08sim: igen: harmonize tool variablesMike Frysinger2-2/+7
2021-06-08sim: v850: assume chown is availableMike Frysinger5-11/+9
2021-05-29sim: v850: add pointer casts for execv on WindowsMike Frysinger2-2/+6
2021-05-17sim: fully merge sim_state_base into sim_stateMike Frysinger2-2/+4
2021-05-17sim: invert sim_state storageMike Frysinger2-12/+7
2021-05-16sim: switch config.h usage to defs.hMike Frysinger4-1/+11
2021-05-16sim: riscv: move __int128 check to configureMike Frysinger3-2/+19
generated by cgit v1.1 at 2024-11-16 05:14:19 +0000