aboutsummaryrefslogtreecommitdiff
path: root/sim/sh/gencode.c
AgeCommit message (Expand)AuthorFilesLines
2024-01-23sim: sh: fix nested braces in struct initMike Frysinger1-1555/+2223
2024-01-08sim: warnings: fix unused variable warningsMike Frysinger1-70/+0
2024-01-08sim: sh: avoid left shifting negative valuesMike Frysinger1-2/+2
2023-12-24sim: sh: refine pwsb & pwad nopsMike Frysinger1-0/+2
2023-12-24sim: sh: fix plds Dz,MACL implementationMike Frysinger1-1/+1
2023-12-21sim: sh: fix -Wimplicit-fallthrough warningsMike Frysinger1-0/+1
2023-12-21sim: sh: add missing breaks to bit processingMike Frysinger1-0/+6
2023-12-15sim: sh: adjust some dsp insn masksMike Frysinger1-3/+3
2023-12-15sim: sh: tidy up gencode slightlyMike Frysinger1-68/+72
2023-12-05sim: sh: trim trailing whitespace in generated codeMike Frysinger1-15/+15
2021-11-13sim: sh: rework carry checks to not rely on integer overflowsMike Frysinger1-4/+4
2021-11-06sim: sh: fix uninitialized variable usage with pdmsbMike Frysinger1-1/+1
2021-11-06sim: sh: constify a few read-only lookup tablesMike Frysinger1-6/+6
2021-11-06sim: sh: fix various parentheses warningsMike Frysinger1-9/+9
2021-11-06sim: sh: fix unused-value warningsMike Frysinger1-3/+3
2021-11-06sim: sh: rework register layout with anonymous unions & structsMike Frysinger1-5/+5
2017-02-13sim: use ARRAY_SIZE instead of ad-hoc sizeof calculationsMike Frysinger1-3/+4
2016-04-10Fix primary reason why the SH simulation hasn't been working on 64 bit hosts.Oleg Endo1-2/+2
2015-11-22sim: sh: delete global callback/argvMike Frysinger1-2/+2
2015-03-28sim: sh: clean up some warningsMike Frysinger1-2/+1
2015-03-28sim: sh: fix broken handling in DSR regMike Frysinger1-2/+2
2015-03-28sim: sh: clean up gencodeMike Frysinger1-67/+37
2014-11-28Correct fabs and fneg insns in simulatorOleg Endo1-3/+16
2007-10-082007-09-24 Andrew Stubbs <andrew.stubbs@st.com>Denis Pilat1-0/+3
2007-03-022007-03-02 Andrew Stubbs <andrew.stubbs@st.com>Daniel Jacobowitz1-3/+9
2005-06-17 * gencode.c (tab): Avoid lvalue casts. Suggested byDaniel Jacobowitz1-1/+3
2005-04-14* gencode.c (tab): Avoid inserting code before variables all declared.Jonathan Larmour1-4/+4
2004-09-08 * gencode.c (movua.l): Compensate for endianness.Corinna Vinschen1-10/+426
2004-08-18 * gencode.c (tab): For shad snd shld, fix result forJoern Rennecke1-2/+2
2004-02-132004-02-02 Michael Snyder <msnyder@redhat.com>Michael Snyder1-2/+2
2004-02-122004-02-12 Michael Snyder <msnyder@redhat.com>Michael Snyder1-2/+2
2004-01-272004-01-27 Michael Snyder <msnyder@redhat.com>Michael Snyder1-7/+7
2004-01-272004-01-27 Michael Snyder <msnyder@redhat.com>Michael Snyder1-19/+18
2004-01-102004-01-07 Michael Snyder <msnyder@redhat.com>Michael Snyder1-67/+71
2004-01-092004-01-07 Michael Snyder <msnyder@redhat.com>Michael Snyder1-131/+526
2004-01-062003-12-18 Michael Snyder <msnyder@redhat.com>Michael Snyder1-90/+81
2003-11-03 * interp.c (fsca_s, fsrra_s): New functions.Joern Rennecke1-6/+32
2003-08-112003-08-11 Shrinivas Atre <shrinivasa@KPITCummins.com>Michael Snyder1-3/+2
2003-08-072003-08-07 Michael Snyder <msnyder@redhat.com>Michael Snyder1-1/+1
2003-07-252003-07-25 Michael Snyder <msnyder@redhat.com>Michael Snyder1-6/+6
2003-07-252003-07-24 Michael Snyder <msnyder@redhat.com>Michael Snyder1-1/+1
2003-07-242003-07-23 Michael Snyder <msnyder@redhat.com>Michael Snyder1-17/+21
2003-07-232003-07-09 Michael Snyder <msnyder@redhat.com>Michael Snyder1-2/+2
2003-07-232003-07-09 Michael Snyder <msnyder@redhat.com>Michael Snyder1-3/+3
2003-07-232003-07-09 Michael Snyder <msnyder@redhat.com>Michael Snyder1-1/+1
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder1-25/+34
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder1-3/+4
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder1-1/+1
2003-07-232003-06-27 Michael Snyder <msnyder@redhat.com>Michael Snyder1-1/+1
2003-07-042003-07-03 Michael Snyder <msnyder@redhat.com>Michael Snyder1-3/+3
generated by cgit v1.1 at 2024-07-18 07:42:34 +0000