aboutsummaryrefslogtreecommitdiff
path: root/sim/bfin
AgeCommit message (Expand)AuthorFilesLines
2023-12-07sim: bfin: fix -Wunused-but-set-variable warningsMike Frysinger7-23/+7
2023-12-07sim: bfin: gui: fix -Wunused-but-set-variable warningsMike Frysinger1-12/+22
2023-08-09Rename bfd_bread and bfd_bwriteAlan Modra1-4/+4
2023-01-15sim: modules.c: fix generation after recent refactorsMike Frysinger1-0/+3
2023-01-14sim: common: move modules.c to source trackingMike Frysinger1-1/+2
2023-01-14sim: common: move libcommon.a objects to sourcesMike Frysinger1-2/+2
2023-01-14sim: build: drop AM_MAKEFLAGS settingsMike Frysinger1-1/+0
2023-01-11sim: build: drop subdir Makefile.in filesMike Frysinger1-22/+0
2023-01-10sim: move arch-specific file compilation of common/ files to top-levelMike Frysinger1-2/+2
2023-01-10sim: bfin: move arch-specific file compilation to top-levelMike Frysinger2-5/+2
2023-01-10sim: build: drop support for creating libsim.a in subdirsMike Frysinger1-2/+0
2023-01-10sim: bfin: move libsim.a creation to top-levelMike Frysinger2-8/+24
2023-01-01sim: replace -I$srcroot/bfd include with -I$srcrootMike Frysinger1-1/+1
2023-01-01Update copyright year range in header of all files managed by GDBJoel Brobecker77-77/+77
2022-12-25sim: cpu: change default init to handle all cpusMike Frysinger1-1/+1
2022-12-23sim: bfin: move arch-specific settings to internal headerMike Frysinger7-37/+39
2022-12-22sim: use bfd_vma when reading start addr from bfd infoMike Frysinger1-1/+1
2022-12-21sim: build: hoist lists of hw devices upMike Frysinger2-33/+36
2022-12-21sim: enable common sim_cpu usage everywhereMike Frysinger1-2/+0
2022-12-21sim: bfin: invert sim_cpu storageMike Frysinger2-10/+5
2022-12-20sim: move register headers into sim/ namespace [PR sim/29869]Mike Frysinger1-1/+1
2022-11-05sim: bfin: move linux-fixed-code.h to top-levelMike Frysinger2-17/+18
2022-11-05sim: run: move linking into top-levelMike Frysinger1-0/+25
2022-11-04sim: don't hardcode -ldl for SDL supportMike Frysinger1-1/+0
2022-11-04sim: drop -lm from SIM_EXTRA_LIBSMike Frysinger1-1/+1
2022-11-02sim: common: change sim_{fetch,store}_register helpers to use void* buffersMike Frysinger1-2/+2
2022-10-31sim: reg: constify store helperMike Frysinger1-1/+1
2022-10-31sim: constify various integer readersMike Frysinger1-1/+1
2022-10-31sim: common: change sim_read & sim_write to use void* buffersMike Frysinger3-19/+19
2022-05-13sim: remove use of PTRAlan Modra1-2/+2
2022-01-06sim: bfin: migrate to standard uintXX_t typesMike Frysinger1-2/+2
2022-01-01Automatic Copyright Year update after running gdb/copyright.pyJoel Brobecker76-76/+76
2021-11-16sim: syscall: hoist argc/argn/argnlen to common codeMike Frysinger1-33/+0
2021-11-16sim: callback: expose argv & environMike Frysinger1-0/+4
2021-11-16sim: keep track of program environment stringsMike Frysinger1-0/+6
2021-11-15sim: split program path out of argv vectorMike Frysinger1-4/+1
2021-11-06sim: arm/bfin/rx: undefine page size from system headersMike Frysinger1-0/+2
2021-10-31sim: bfin: cast pointers using uintptr_tMike Frysinger28-61/+61
2021-10-03sim: filter out SIGSTKSZ [PR sim/28302]Mike Frysinger1-4/+1
2021-09-13sim: bfin: add support for SDL2Mike Frysinger1-22/+115
2021-08-17sim: nltvals: localize TARGET_<ERRNO> definesMike Frysinger1-12/+10
2021-08-17sim: rename ChangeLog files to ChangeLog-2021Mike Frysinger1-0/+0
2021-06-30sim: bfin: merge with common configure scriptMike Frysinger4-2898/+6
2021-06-30sim: move default model to the runtime sim stateMike Frysinger5-31/+9
2021-06-30sim: namespace sim_machsMike Frysinger4-1/+10
2021-06-29sim: model: constify sim_machs storageMike Frysinger2-1/+5
2021-06-27sim: bfin: move pkg-config & SDL checks to common codeMike Frysinger5-1193/+10
2021-06-24sim: callback: extend syscall interface to handle 7 argsMike Frysinger2-4/+8
2021-06-22sim: drop configure scripts for simple portsMike Frysinger2-0/+11
2021-06-21sim: unify hardware settingsMike Frysinger3-49/+5
generated by cgit v1.1 at 2024-12-25 07:05:36 +0000