riscv-gnu-toolchain/binutils.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Expand)	Author	Files	Lines
2017-11-15	x86: use correct register names	Jan Beulich	2	-3/+8
2017-11-15	x86: drop VEXI4_Fixup()	Jan Beulich	2	-50/+45
2017-11-15	x86-64: don't allow use of %axl as accumulator	Jan Beulich	3	-2/+7
2017-11-14	x86: add disassembler support for XOP VPCOM* pseudo-ops	Jan Beulich	2	-8/+67
2017-11-14	x86: add support for AVX-512 VPCMP*{B,W} pseudo-ops	Jan Beulich	4	-29/+1554
2017-11-14	x86: string insns don't allow displacements	Jan Beulich	3	-42/+48
2017-11-13	x86: {f,}xsave64 / {f,}xrstor64 / xsaveopt64 should not allow q suffix	Jan Beulich	3	-10/+16
2017-11-09	Add assembler and disassembler support for the new Armv8.4-a registers for AA...	Tamar Christina	2	-1/+164
2017-11-09	Add the operand encoding types for the new Armv8.2-a back-ported instructions...	Tamar Christina	2	-0/+97
2017-11-09	Adds the new Fields and Operand types for the new instructions in Armv8.4-a.	Tamar Christina	11	-179/+296
2017-11-09	Split the ARM Crypto ISA extensions for AES and SHA1+2 into their own options...	Tamar Christina	2	-0/+37
2017-11-08	Split the AArch64 Crypto instructions for AES and SHA1+2 into their own optio...	Nick Clifton	2	-17/+39
2017-11-08	Adds command line support for Armv8.4-A, via the new command line option -mar...	Jiong Wang	2	-0/+24
2017-11-07	opcodes/arc: Fix incorrect insn_class for some nps insns	Andrew Burgess	2	-4/+8
2017-11-07	ngettext support	Alan Modra	2	-16/+35
2017-11-03	[ARC] Force the disassam to use the hexadecimal number for printing	claziss	2	-1/+21
2017-11-03	[ARC] Sync opcode data base.	claziss	3	-1588/+3455
2017-10-25	PR22348, conflicting global vars in crx and cr16	Alan Modra	4	-20/+33
2017-10-24	RISC-V: Fix disassembly of c.addi4spn, c.addi16sp, c.lui when imm=0	Andrew Waterman	2	-7/+33
2017-10-23	Add missing ChangeLog entries	Igor Tsimbalist	1	-0/+110
2017-10-23	Fix the master due to bad regenerated files	Igor Tsimbalist	3	-5469/+11545
2017-10-23	Enable Intel AVX512_BITALG instructions.	Igor Tsimbalist	5	-3/+51
2017-10-23	Enable Intel AVX512_VNNI instructions.	Igor Tsimbalist	5	-6/+48
2017-10-23	Enable Intel VPCLMULQDQ instruction.	Igor Tsimbalist	5	-14/+30
2017-10-23	Enable Intel VAES instructions.	Igor Tsimbalist	7	-5576/+5902
2017-10-23	Enable Intel GFNI instructions.	Igor Tsimbalist	7	-5443/+6011
2017-10-23	Enable Intel AVX512_VBMI2 instructions.	Igor Tsimbalist	7	-5389/+6652
2017-10-18	[Visium] Disassemble the operands of the stop instruction.	Eric Botcazou	2	-1/+5
2017-10-12	FT32: support for FT32B processor - part 1	James Bowman	3	-22/+49
2017-10-09	S/390: Sync with latest POP - 3 new instructions	Andreas Krebbel	2	-0/+8
2017-10-09	S/390: Sync with IBM z14 POP - SI_RD format	Andreas Krebbel	3	-4/+13
2017-10-01	Add new mnemonics for VLE multiple load instructions	Alexander Fedotov	2	-0/+15
2017-09-27	Add support for the new names of the RISC-V fmv.x.s and fmv.s.x instructions,...	Nick Clifton	2	-0/+11
2017-09-26	Allow the macw and macl instructions to be used on CPUs that have emacs support.	Nick Clifton	2	-0/+20
2017-09-25	Initialize 'imm' on opcodes/aarch64-opc.c:expand_fp_imm (and fix breakage on ...	Sergio Durigan Junior	2	-1/+5
2017-09-11	nds32: Rename __BIT() to N32_BIT().	Kuan-Lin Chen	4	-40/+46
2017-09-09	x86: Remove restriction on NOTRACK prefix position	H.J. Lu	2	-16/+8
2017-08-31	Add updated French translations for opcodes and gprof	Nick Clifton	2	-418/+786
2017-08-30	FT32: improve disassembly readability	James Bowman	2	-7/+17
2017-08-24	[PowerPC VLE] Add SPE2 and EFS2 instructions support	Alexander Fedotov	3	-12/+1239
2017-08-23	ppc-opc.c formatting	Alan Modra	2	-1089/+1101
2017-08-22	RISC-V: Mark "c.nop" as an alias	Palmer Dabbelt	2	-1/+5
2017-08-21	[PowerPC VLE] Add LSP (Lightweight Signal Processing) instruction support	Alexander Fedotov	3	-6/+920
2017-08-09	[ARM] Don't warn on REG_SP when used in CRC32 instructions	Jiong Wang	2	-11/+13
2017-08-07	Mark big and mach with ATTRIBUTE_UNUSED	H.J. Lu	2	-1/+8
2017-08-07	GDB/opcodes: Remove arch/mach/endian disassembler assertions	Maciej W. Rozycki	2	-12/+6
2017-07-25	Fix typos in error and option messages in OPCODES library.	Nick Clifton	3	-36/+75
2017-07-24	[AArch64] Fix the bit pattern order in the comments in auto-generated file	Jiong Wang	3	-1689/+1699
2017-07-21	S/390: Support z14 as CPU name.	Andreas Krebbel	2	-1/+7
2017-07-20	Update the German translation for the opcodes library.	Nick Clifton	2	-466/+890