aboutsummaryrefslogtreecommitdiff
path: root/opcodes/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2020-07-04Update version to 2.35.50 and regenerate filesNick Clifton1-0/+5
2020-07-04Add markers for binutils 2.35 branchNick Clifton1-0/+4
2020-07-02x86: Add SwapSourcesH.J. Lu1-0/+9
2020-06-30RISC-V: Support debug and float CSR as the unprivileged ones.Nelson Chu1-0/+5
2020-06-29C++ commentsAlan Modra1-0/+10
2020-06-26i386-opc.tbl: Add a blank lineH.J. Lu1-0/+4
2020-06-26x86: Correct VexSIB128 to VecSIB128H.J. Lu1-2/+2
2020-06-26x86: Rename VecSIB to SIB for Intel AMXH.J. Lu1-0/+18
2020-06-26x86: make I disassembler macro available for new useJan Beulich1-0/+7
2020-06-26x86: fix processing of -M disassembler optionJan Beulich1-0/+5
2020-06-25x86: make J disassembler macro available for new useJan Beulich1-0/+6
2020-06-25x86: drop left-over 4-way alternative disassembler templatesJan Beulich1-0/+4
2020-06-25x86: fix SYSRET disassembly, improve {,V}CVTSI2S{S,D} and PTWRITEJan Beulich1-0/+6
2020-06-22RISC-V: Report warning when linking the objects with different priv specs.Nelson Chu1-0/+5
2020-06-18x86: also test alternative VMGEXIT encodingJan Beulich1-0/+4
2020-06-17x86: Delete incorrect vmgexit entry in prefix_tableCui,Lili1-0/+4
2020-06-14x86: Correct xsusldtrk mnemonicH.J. Lu1-0/+7
2020-06-12RISC-V: Drop the privileged spec v1.9 support.Nelson Chu1-0/+4
2020-06-11[PATCH]: aarch64: Refactor representation of system registersAlex Coplan1-0/+23
2020-06-09i386-dis.c: Fix a typo in commentsH.J. Lu1-0/+4
2020-06-09x86: consistently print prefixes explicitly which are invalid with VEX etcJan Beulich1-0/+8
2020-06-09x86: fix {,V}MOV{L,H}PD disassemblyJan Beulich1-0/+15
2020-06-09x86: utilize X macro in EVEX decodingJan Beulich1-0/+60
2020-06-09x86: correct decoding of packed-FP-only AVX encodingsJan Beulich1-0/+10
2020-06-09x86: correct mis-named MOD_0F51 enumeratorJan Beulich1-0/+5
2020-06-08[PATCH] arm: Add DFB instruction for ARMv8-RAlex Coplan1-0/+5
2020-06-08x86: restrict use of register aliasesJan Beulich1-0/+4
2020-06-06Power10 tidiesAlan Modra1-0/+4
2020-06-05bpf stack smashing detectedAlan Modra1-0/+5
2020-06-04cpu,gas,opcodes: remove no longer needed workaround from the BPF portJose E. Marchesi1-0/+8
2020-06-04opcodes: discriminate endianness and insn-endianness in CGEN portsJose E. Marchesi1-0/+43
2020-06-04opcodes: support insn endianness in cgen_cpu_openJose E. Marchesi1-0/+33
2020-06-03Updated Serbian translation for the opcodes sub-directoryNick Clifton1-0/+4
2020-06-03RISC-V: Fix the error when building RISC-V linux native gdbserver.Nelson Chu1-0/+5
2020-06-01Regen opcodes/bpf-desc.cAlan Modra1-0/+4
2020-05-28cpu,opcodes: add instruction semantics to bpf.cpu and minor fixesJose E. Marchesi1-0/+8
2020-05-28ubsan: nios2: undefined shiftAlan Modra1-0/+5
2020-05-28asan: ns32k: use of uninitialized valueAlan Modra1-0/+6
2020-05-28Fix a potential use of an uninitialised value in the ns32k disassembler.Nick Clifton1-0/+5
2020-05-26Fix extraction of signed constants in nios2 disassembler (again).Sandra Loosemore1-0/+7
2020-05-26ChangeLog entries for f687f5f563Stefan Schulze Frielinghaus1-0/+6
2020-05-21Replace "if (x) free (x)" with "free (x)", opcodesAlan Modra1-0/+22
2020-05-20[PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions...Nelson Chu1-0/+31
2020-05-19Power10 dcbf, sync, and wait extensions.Peter Bergner1-0/+17
2020-05-19or1k: Regenerate opcodes after removing 32-bit supportStafford Horne1-0/+12
2020-05-11Power10 VSX scalar min-max-compare quad precision operationsAlan Modra1-0/+5
2020-05-11Power10 VSX load/store rightmost element operationsAlan Modra1-0/+5
2020-05-11Power10 test lsb by byte operationAlan Modra1-0/+4
2020-05-11Power10 string operationsAlan Modra1-0/+5
2020-05-11Power10 Set boolean extensionPeter Bergner1-0/+5
generated by cgit v1.1 at 2024-10-12 14:57:17 +0000