aboutsummaryrefslogtreecommitdiff
path: root/bfd/elfxx-riscv.c
AgeCommit message (Expand)AuthorFilesLines
2021-05-26RISC-V: Allow to link the objects with unknown prefixed extensions.Nelson Chu1-1/+2
2021-05-13RISC-V: Record implicit subsets in a table, to avoid repeated codes.Nelson Chu1-54/+49
2021-04-13RISC-V: Don't report the mismatched version warning for the implicit extensions.Nelson Chu1-8/+3
2021-04-12RISC-V: The version of i-ext should be RISCV_UNKNOWN_VERSION when expanding g...Nelson Chu1-2/+2
2021-04-12RISC-V: Add i-ext as the implicit extension when e-ext is set.Nelson Chu1-37/+17
2021-04-12RISC-V: Support to parse the multi-letter prefix in the architecture string.Nelson Chu1-199/+196
2021-04-01Use startswith more for strncmp function calls.Martin Liska1-2/+2
2021-03-31Use bool in bfdAlan Modra1-219/+219
2021-03-16RISC-V : Support bitmanip-0.93 ZBA/ZBB/ZBC instructionsKuan-Lin Chen1-1/+1
2021-02-19RISC-V: PR27158, fixed UJ/SB types and added CSS/CL/CS types for .insn.Nelson Chu1-5/+5
2021-02-18RISC-V: Add bfd/cpu-riscv.h to support all spec versions controlling.Nelson Chu1-1/+4
2021-02-04RISC-V: Removed the v0.93 bitmanip ZBA/ZBB/ZBC instructions.Nelson Chu1-1/+1
2021-01-15RISC-V: Comments tidy and improvement.Nelson Chu1-29/+25
2021-01-07RISC-V: Add pause hint instruction.Philipp Tomsich1-1/+1
2021-01-07RISC-V: Support riscv bitmanip frozen ZBA/ZBB/ZBC instructions (v0.93).Claire Xenia Wolf1-1/+1
2021-01-04RISC-V: Fix the merged orders of Z* extension for linker.Nelson Chu1-1/+1
2021-01-04PR26741, benign use after free in riscv_parse_prefixed_extAlan Modra1-1/+1
2021-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2020-12-10RISC-V: Control fence.i and csr instructions by zifencei and zicsr.Nelson Chu1-20/+39
2020-12-01RISC-V: Fix the order checking for Z* extension.Nelson Chu1-2/+1
2020-12-01RISC-V: Support to add implicit extensions for G.Nelson Chu1-6/+21
2020-12-01RISC-V: Support to add implicit extensions.Nelson Chu1-46/+221
2020-12-01RISC-V: Improve the version parsing for arch string.Nelson Chu1-178/+146
2020-12-01RISC-V: Add zifencei and prefixed h class extensions.Nelson Chu1-2/+19
2020-12-01RISC-V: Don't allow any uppercase letter in the arch string.Nelson Chu1-1/+13
2020-12-01RISC-V: Minor cleanup and testcases improvement for arch string parser.Nelson Chu1-110/+104
2020-10-16RISC-V: Support GNU indirect functions.Nelson Chu1-0/+15
2020-09-21PR26569, R_RISCV_RVC_JUMP results in buffer overflowAlan Modra1-30/+30
2020-09-03RISC-V: Improve the error message for the mis-matched ISA versions.Kito Cheng1-3/+9
2020-06-26RISCV changes broke 32-bit --enable-targets=allAlan Modra1-95/+0
2020-06-22RISC-V: Report warning when linking the objects with different priv specs.Nelson Chu1-1/+95
2020-05-20[PATCH v2 0/9] RISC-V: Support version controling for ISA standard extensions...Nelson Chu1-119/+166
2020-03-19Additional c99 elfxx-riscv.c fixSebastian Huber1-1/+2
2020-02-19c99 elfxx-riscv.c fixAlan Modra1-5/+5
2020-01-24RISC-V: Minor cleanup for s extension support.Jim Wilson1-5/+3
2020-01-22RISC-V: Change -march parsing.Jim Wilson1-41/+172
2020-01-17Fix spelling errorsChristian Biesinger1-1/+1
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-04-03BFD whitespace fixesAlan Modra1-3/+3
2019-01-16RISC-V: Support ELF attribute for gas and readelf.Jim Wilson1-0/+89
2019-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2018-12-18Include bfd_stdint.h in bfd.hAlan Modra1-1/+0
2018-12-03RISC-V: Accept version, supervisor ext and more than one NSE for -march.Jim Wilson1-0/+475
2018-02-26unrecognized/unsupported reloc messageAlan Modra1-2/+3
2018-01-03Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2017-12-06BFD whitespace fixesAlan Modra1-10/+10
2017-07-31Improve handling of ADD and SUB relocations on the RISCV target.Kuan-Lin Chen1-9/+67
2017-06-26RISC-V: Use pc-relative relocation for FDE initial locationKuan-Lin Chen1-0/+16
2017-01-02Update year range in copyright notice of all files.Alan Modra1-1/+1
2016-12-20Rework RISC-V relocationsAndrew Waterman1-0/+128