aboutsummaryrefslogtreecommitdiff
path: root/bfd/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2015-09-18Add PowerPC64 ld --tls-get-addr-optimize.Alan Modra1-0/+8
2015-09-18Remove one unnecessary iteration in insertion sortAlan Modra1-0/+6
2015-09-16Fix slowdown in ld -r for most common case of out-of-order relocsAlan Modra1-0/+7
2015-09-15xtensa: generate PLT entries for call0 ABIMax Filippov1-0/+8
2015-09-15Fix the SH behavior for EF_SH_PIC flag in FDPIC ABIRich Felker1-0/+6
2015-09-12Set .plt entry size to 0 in elf32-hppa.cJohn David Anglin1-0/+6
2015-09-09[AArch64] Sort IS_AARCH64_TLS_RELAX_RELOC in alphabetic orderJiong Wang1-0/+4
2015-09-09[AArch64] Relax TLS local dynamic traditional into local executableJiong Wang1-0/+7
2015-09-03Remove convert_mov_to_leaH.J. Lu1-0/+5
2015-09-02Rename R_386_irelative to R_386_ext2H.J. Lu1-0/+8
2015-09-01Skip PLT for function pointer initializationH.J. Lu1-0/+32
2015-09-01Wrong function reported for linker error messageAlan Modra1-0/+5
2015-09-01ppc64 out-of-line register save/restore functionsAlan Modra1-0/+21
2015-08-31Optimise PowerPC64 r2 adjusting stubsAlan Modra1-0/+8
2015-08-31ppc64 section group handlingAlan Modra1-0/+24
2015-08-31More "Make asection->id and asection->index unsigned"Alan Modra1-0/+8
2015-08-31NDS32 build fixesAlan Modra1-0/+7
2015-08-31Make asection->id and asection->index unsignedAlan Modra1-0/+18
2015-08-27Add missing pr referenceAlan Modra1-0/+1
2015-08-27Don't sort ld -r output relocs on alphaAlan Modra1-0/+5
2015-08-26Use stable sort for ld -r relocsAlan Modra1-0/+9
2015-08-26Select MIPS ABi based upon abiflags rather than e_flags.Matthew Fortune1-0/+12
2015-08-25Replace assertions with warning messages about ELF binaries containing multip...Nick Clifton1-0/+6
2015-08-25[AArch64] Fix a typo in the comment for BFD_RELOC_AARCH64_LD64_GOT_LO12_NCRenlin Li1-0/+6
2015-08-22Uninitialized vd_nodenameAlan Modra1-0/+5
2015-08-19[AArch64][6/6] LD support TLSLD load/store relocation typesJiong Wang1-0/+15
2015-08-19[AArch64][5/6] GAS support TLSLD load/store relocation typesJiong Wang1-0/+14
2015-08-19[AArch64][4/6] LD support TLSLD move/add relocation typesJiong Wang1-0/+14
2015-08-19[AArch64][3/6] GAS support TLSLD move/add relocation typesJiong Wang1-0/+12
2015-08-19[AArch64][2/6] LD support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NCJiong Wang1-0/+10
2015-08-19[AArch64][1/6] GAS support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12_NCJiong Wang1-0/+8
2015-08-19Add bfd_link_pde, and simplify some tests of link_info.typeAlan Modra1-0/+17
2015-08-18Return reloc_class_ifunc for reloc against IFUNCH.J. Lu1-0/+14
2015-08-18[AArch64] Cleanup TLS relocation types which don't go through GOT tableJiong Wang1-0/+7
2015-08-18Add output_type to bfd_link_infoH.J. Lu1-0/+112
2015-08-18Use $SED in bfd MakefileAlan Modra1-0/+6
2015-08-18PPC64: Allow .TOC. in linker script to override backend calculated valueAlan Modra1-0/+7
2015-08-14Revert "Fix encoding or OpenRisk1000 PC relative relocations."Alan Modra1-0/+5
2015-08-13Issue an error for read-only segment with dynamic IFUNC relocationsH.J. Lu1-0/+7
2015-08-12[MIPS] Map 'move' to 'or'.Simon Dardis1-0/+9
2015-08-11Properly skip IFUNC relocations in debug sectionsH.J. Lu1-0/+6
2015-08-11[AArch64] Improve BFD overflow warning message for -fpicJiong Wang1-0/+5
2015-08-11[AArch64]Speed up linking speed by skipping unncessary TLS reloc type checkJiong Wang1-0/+5
2015-08-11[AArch64] Long branch veneer support far symbol defined by --defsymJiong Wang1-0/+6
2015-08-11[AArch64] PR18668, repair long branch veneer for plt stubJiong Wang1-0/+8
2015-08-11[AArch64][8/8] LD support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12Jiong Wang1-0/+10
2015-08-11[AArch64][7/8] GAS support BFD_RELOC_AARCH64_TLSLD_ADD_DTPREL_LO12Jiong Wang1-0/+8
2015-08-11[AArch64][6/8] LD support BFD_RELOC_AARCH64_TLSLD_ADD_LO12_NCJiong Wang1-0/+12
2015-08-11[AArch64][5/8] GAS support BFD_RELOC_AARCH64_TLSLD_ADD_LO12_NCJiong Wang1-0/+8
2015-08-11[AArch64][3/8] LD support BFD_RELOC_AARCH64_TLSLD_ADR_PAGE21Jiong Wang1-0/+12
generated by cgit v1.1 at 2024-11-16 12:58:01 +0000