aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/cris/asm/addqpc.ms
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/cris/asm/addqpc.ms')
-rw-r--r--sim/testsuite/cris/asm/addqpc.ms8
1 files changed, 8 insertions, 0 deletions
diff --git a/sim/testsuite/cris/asm/addqpc.ms b/sim/testsuite/cris/asm/addqpc.ms
new file mode 100644
index 0000000..ba5a1ec
--- /dev/null
+++ b/sim/testsuite/cris/asm/addqpc.ms
@@ -0,0 +1,8 @@
+# mach: crisv3 crisv8 crisv10
+# xerror:
+# output: General register read of PC is not implemented.\nprogram stopped with signal 5 (*).\n
+
+ .include "testutils.inc"
+ start
+ addq 1,pc
+