diff options
| author | Alexandre Oliva <aoliva@redhat.com> | 2004-06-24 21:08:11 +0000 |
|---|---|---|
| committer | Alexandre Oliva <aoliva@redhat.com> | 2004-06-24 21:08:11 +0000 |
| commit | eaabf820465f0697c9d7187c372ca243da8a235c (patch) | |
| tree | 0f21ca6d993a037ab1af0f69c86f79ed4679bff5 /sim | |
| parent | eedc19af0387f745b1eabf5d0dc38eee8edc5d19 (diff) | |
| download | binutils-eaabf820465f0697c9d7187c372ca243da8a235c.zip binutils-eaabf820465f0697c9d7187c372ca243da8a235c.tar.gz binutils-eaabf820465f0697c9d7187c372ca243da8a235c.tar.bz2 | |
2004-06-17 Alexandre Oliva <aoliva@redhat.com>
* band.s, biand.s: imm3_abs16 is not available on h8300h.
* bset.s: Likewise. Ditto for rn_abs32.
Diffstat (limited to 'sim')
| -rw-r--r-- | sim/testsuite/sim/h8300/ChangeLog | 6 | ||||
| -rw-r--r-- | sim/testsuite/sim/h8300/band.s | 6 | ||||
| -rw-r--r-- | sim/testsuite/sim/h8300/biand.s | 4 | ||||
| -rw-r--r-- | sim/testsuite/sim/h8300/bset.s | 4 |
4 files changed, 15 insertions, 5 deletions
diff --git a/sim/testsuite/sim/h8300/ChangeLog b/sim/testsuite/sim/h8300/ChangeLog index 4dc6559..a90793a 100644 --- a/sim/testsuite/sim/h8300/ChangeLog +++ b/sim/testsuite/sim/h8300/ChangeLog @@ -1,3 +1,9 @@ +2004-06-24 Alexandre Oliva <aoliva@redhat.com> + + 2004-06-17 Alexandre Oliva <aoliva@redhat.com> + * band.s, biand.s: imm3_abs16 is not available on h8300h. + * bset.s: Likewise. Ditto for rn_abs32. + 2003-07-22 Michael Snyder <msnyder@redhat.com> * cmpw.s: Add test for less-than-zero immediate. diff --git a/sim/testsuite/sim/h8300/band.s b/sim/testsuite/sim/h8300/band.s index f3455ad..3c7e5a3 100644 --- a/sim/testsuite/sim/h8300/band.s +++ b/sim/testsuite/sim/h8300/band.s @@ -104,7 +104,7 @@ band_imm3_abs8: test_grs_a5a5 ; general registers should not be changed. -.if (sim_cpu) ; non-zero means not h8300 +.if (sim_cpu > h8300h) band_imm3_abs16: set_grs_a5a5 set_ccr_zero @@ -314,7 +314,7 @@ bld_imm3_abs8: test_grs_a5a5 ; general registers should not be changed. -.if (sim_cpu) ; non-zero means not h8300 +.if (sim_cpu > h8300h) bld_imm3_abs16: set_grs_a5a5 set_ccr_zero @@ -491,7 +491,7 @@ btst_imm3_abs8: test_grs_a5a5 ; general registers should not be changed. -.if (sim_cpu) ; non-zero means not h8300 +.if (sim_cpu > h8300h) btst_imm3_abs16: set_grs_a5a5 set_ccr_zero diff --git a/sim/testsuite/sim/h8300/biand.s b/sim/testsuite/sim/h8300/biand.s index 07d3ecf..c4cf285 100644 --- a/sim/testsuite/sim/h8300/biand.s +++ b/sim/testsuite/sim/h8300/biand.s @@ -104,7 +104,7 @@ biand_imm3_abs8: test_grs_a5a5 ; general registers should not be changed. -.if (sim_cpu) ; non-zero means not h8300 +.if (sim_cpu > h8300h) biand_imm3_abs16: set_grs_a5a5 set_ccr_zero @@ -314,7 +314,7 @@ bild_imm3_abs8: test_grs_a5a5 ; general registers should not be changed. -.if (sim_cpu) ; non-zero means not h8300 +.if (sim_cpu > h8300h) bild_imm3_abs16: set_grs_a5a5 set_ccr_zero diff --git a/sim/testsuite/sim/h8300/bset.s b/sim/testsuite/sim/h8300/bset.s index a94e916..0e16fc1 100644 --- a/sim/testsuite/sim/h8300/bset.s +++ b/sim/testsuite/sim/h8300/bset.s @@ -263,6 +263,7 @@ bclr_imm3_ind: test_gr_a5a5 6 test_gr_a5a5 7 +.if (sim_cpu > h8300h) bset_imm3_abs16: set_grs_a5a5 ; Fill all general regs with a fixed pattern @@ -383,6 +384,7 @@ bclr_imm3_abs16: test_gr_a5a5 6 test_gr_a5a5 7 .endif +.endif bset_rs8_rd8: set_grs_a5a5 ; Fill all general regs with a fixed pattern @@ -644,6 +646,7 @@ bclr_rs8_ind: test_gr_a5a5 6 test_gr_a5a5 7 +.if (sim_cpu > h8300h) bset_rs8_abs32: set_grs_a5a5 ; Fill all general regs with a fixed pattern @@ -780,6 +783,7 @@ bclr_rs8_abs32: test_gr_a5a5 6 test_gr_a5a5 7 .endif +.endif .if (sim_cpu == h8sx) bset_eq_imm3_abs16: |