aboutsummaryrefslogtreecommitdiff
path: root/sim/testsuite/d10v-elf/t-rdt.s
diff options
context:
space:
mode:
authorStan Shebs <shebs@codesourcery.com>1999-04-16 01:35:26 +0000
committerStan Shebs <shebs@codesourcery.com>1999-04-16 01:35:26 +0000
commitc906108c21474dfb4ed285bcc0ac6fe02cd400cc (patch)
treea0015aa5cedc19ccbab307251353a41722a3ae13 /sim/testsuite/d10v-elf/t-rdt.s
parentcd946cff9ede3f30935803403f06f6ed30cad136 (diff)
downloadbinutils-c906108c21474dfb4ed285bcc0ac6fe02cd400cc.zip
binutils-c906108c21474dfb4ed285bcc0ac6fe02cd400cc.tar.gz
binutils-c906108c21474dfb4ed285bcc0ac6fe02cd400cc.tar.bz2
Initial creation of sourceware repositorygdb-4_18-branchpoint
Diffstat (limited to 'sim/testsuite/d10v-elf/t-rdt.s')
-rw-r--r--sim/testsuite/d10v-elf/t-rdt.s18
1 files changed, 18 insertions, 0 deletions
diff --git a/sim/testsuite/d10v-elf/t-rdt.s b/sim/testsuite/d10v-elf/t-rdt.s
new file mode 100644
index 0000000..661b583
--- /dev/null
+++ b/sim/testsuite/d10v-elf/t-rdt.s
@@ -0,0 +1,18 @@
+.include "t-macros.i"
+
+ start
+
+ PSW_BITS = PSW_C|PSW_F0|PSW_F1
+
+ ldi r6, #success@word
+ mvtc r6, dpc
+ ldi r6, #PSW_BITS
+ mvtc r6, dpsw
+
+test_rdt:
+ RTD
+ exit47
+
+success:
+ checkpsw2 1 PSW_BITS
+ exit0