diff options
author | Mike Frysinger <vapier@gentoo.org> | 2022-10-31 21:43:10 +0545 |
---|---|---|
committer | Mike Frysinger <vapier@gentoo.org> | 2022-11-02 20:31:10 +0545 |
commit | ee1cffd3883c1d846ad58c1fb86559bb2f930361 (patch) | |
tree | 650a83e14dc8dcb5e061093643102eca8163b461 /sim/mn10300 | |
parent | 26f228db710f54b54aea4d9a05214add0cf9f541 (diff) | |
download | binutils-ee1cffd3883c1d846ad58c1fb86559bb2f930361.zip binutils-ee1cffd3883c1d846ad58c1fb86559bb2f930361.tar.gz binutils-ee1cffd3883c1d846ad58c1fb86559bb2f930361.tar.bz2 |
sim: common: change sim_{fetch,store}_register helpers to use void* buffers
When reading/writing arbitrary data to the system's memory, the unsigned
char pointer type doesn't make that much sense. Switch it to void so we
align a bit with standard C library read/write functions, and to avoid
having to sprinkle casts everywhere.
Diffstat (limited to 'sim/mn10300')
-rw-r--r-- | sim/mn10300/interp.c | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/sim/mn10300/interp.c b/sim/mn10300/interp.c index 020fd04..3ea8079 100644 --- a/sim/mn10300/interp.c +++ b/sim/mn10300/interp.c @@ -79,8 +79,8 @@ mn10300_pc_set (sim_cpu *cpu, sim_cia pc) PC = pc; } -static int mn10300_reg_fetch (SIM_CPU *, int, unsigned char *, int); -static int mn10300_reg_store (SIM_CPU *, int, const unsigned char *, int); +static int mn10300_reg_fetch (SIM_CPU *, int, void *, int); +static int mn10300_reg_store (SIM_CPU *, int, const void *, int); /* These default values correspond to expected usage for the chip. */ @@ -332,7 +332,7 @@ sim_create_inferior (SIM_DESC sd, but need to be changed to use the memory map. */ static int -mn10300_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length) +mn10300_reg_fetch (SIM_CPU *cpu, int rn, void *memory, int length) { reg_t reg = State.regs[rn]; uint8_t *a = memory; @@ -344,7 +344,7 @@ mn10300_reg_fetch (SIM_CPU *cpu, int rn, unsigned char *memory, int length) } static int -mn10300_reg_store (SIM_CPU *cpu, int rn, const unsigned char *memory, int length) +mn10300_reg_store (SIM_CPU *cpu, int rn, const void *memory, int length) { const uint8_t *a = memory; State.regs[rn] = (a[3] << 24) + (a[2] << 16) + (a[1] << 8) + a[0]; |