diff options
| author | Mike Frysinger <vapier@gentoo.org> | 2011-03-26 06:02:41 +0000 |
|---|---|---|
| committer | Mike Frysinger <vapier@gentoo.org> | 2011-03-26 06:02:41 +0000 |
| commit | fcd1ee07d35e970766622ea09e79a9b80c632cf9 (patch) | |
| tree | 3de69cc7320cca78c6161d015fb7e7e6f3460958 /sim/bfin | |
| parent | 81723326fe1126b9dfd48e99b65ba52e333ede58 (diff) | |
| download | binutils-fcd1ee07d35e970766622ea09e79a9b80c632cf9.zip binutils-fcd1ee07d35e970766622ea09e79a9b80c632cf9.tar.gz binutils-fcd1ee07d35e970766622ea09e79a9b80c632cf9.tar.bz2 | |
sim: bfin: add missing VS set with add/sub insns
The 16bit add/sub insns missed setting the VS bit in ASTAT whenever the
V bit was also set.
Signed-off-by: Robin Getz <robin.getz@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
Diffstat (limited to 'sim/bfin')
| -rw-r--r-- | sim/bfin/ChangeLog | 4 | ||||
| -rw-r--r-- | sim/bfin/bfin-sim.c | 3 |
2 files changed, 7 insertions, 0 deletions
diff --git a/sim/bfin/ChangeLog b/sim/bfin/ChangeLog index eacab65..008edf0 100644 --- a/sim/bfin/ChangeLog +++ b/sim/bfin/ChangeLog @@ -1,3 +1,7 @@ +2011-03-26 Robin Getz <robin.getz@analog.com> + + * bfin-sim.c (decode_dsp32alu_0): Set VS when V is set. + 2011-03-24 Mike Frysinger <vapier@gentoo.org> * dv-bfin_gpio.c (bfin_gpio_port_event): Call HW_TRACE at every diff --git a/sim/bfin/bfin-sim.c b/sim/bfin/bfin-sim.c index 467d742..7e747ff 100644 --- a/sim/bfin/bfin-sim.c +++ b/sim/bfin/bfin-sim.c @@ -4122,6 +4122,9 @@ decode_dsp32alu_0 (SIM_CPU *cpu, bu16 iw0, bu16 iw1) SET_ASTATREG (ac0, ac0_i); SET_ASTATREG (v, v_i); + if (v_i) + SET_ASTATREG (vs, v_i); + if (HL) SET_DREG_H (dst0, val << 16); else |