aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorNick Clifton <nickc@redhat.com>1998-02-19 23:18:45 +0000
committerNick Clifton <nickc@redhat.com>1998-02-19 23:18:45 +0000
commitdfe9df588d021ce74e384340a8d4a9dec2f879fc (patch)
treebd4841016d0c42f612ea93a5acd3fbfe7575ccd2
parent915729414dc1941450059d4629f0e345a197c5d2 (diff)
downloadbinutils-dfe9df588d021ce74e384340a8d4a9dec2f879fc.zip
binutils-dfe9df588d021ce74e384340a8d4a9dec2f879fc.tar.gz
binutils-dfe9df588d021ce74e384340a8d4a9dec2f879fc.tar.bz2
Test even more instructions.
-rw-r--r--sim/testsuite/ChangeLog21
1 files changed, 21 insertions, 0 deletions
diff --git a/sim/testsuite/ChangeLog b/sim/testsuite/ChangeLog
index c987c3f..52ff74c 100644
--- a/sim/testsuite/ChangeLog
+++ b/sim/testsuite/ChangeLog
@@ -1,5 +1,26 @@
Thu Feb 19 11:15:45 1998 Nick Clifton <nickc@cygnus.com>
+ * sim/m32r/and.cgs: Test AND instruction.
+ * sim/m32r/and3.cgs: Test AND3 instruction.
+ * sim/m32r/beq.cgs: Test BEQ instruction.
+ * sim/m32r/beqz.cgs: Test BEQZ instruction.
+ * sim/m32r/bgez.cgs: Test BGEZ instruction.
+ * sim/m32r/bgtz.cgs: Test BGTZ instruction.
+ * sim/m32r/cmp.cgs: Test CMP instruction.
+ * sim/m32r/cmpi.cgs: Test CMPI instruction.
+ * sim/m32r/cmpu.cgs: Test CMPU instruction.
+ * sim/m32r/cmpui.cgs: Test CMPUI instruction.
+ * sim/m32r/div.cgs: Test DIV instruction.
+ * sim/m32r/divh.cgs: Test DIVH instruction.
+
+ * sim/m32r/bcl8.cgs: Test short BCL instruction.
+ * sim/m32r/bncl24.cgs: Test long BNCL instruction.
+ * sim/m32r/bncl8.cgs: Test short BNCL instruction.
+ * sim/m32r/cmpeq.cgs: Test CMPEQ instruction.
+ * sim/m32r/cmpz.cgs: Test CMPZ instruction.
+ * sim/m32r/sll.cgs: Test SLL instruction.
+ * sim/m32r/sll3.cgs: Test SLL3 instruction.
+ * sim/m32r/slli.cgs: Test SLLI instruction.
* sim/m32r/bcl24.cgs: Test long version of BCL instruction
* sim/m32r/sra.cgs: Test SRA instruction.
* sim/m32r/sra3.cgs: Test SRA3 instruction.