aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorCarl Love <cel@us.ibm.com>2021-06-15 13:40:11 -0500
committerCarl Love <cel@us.ibm.com>2021-06-15 15:40:15 -0500
commit6645c8ce71cc9709dcaee1ea42686d20075ad88b (patch)
tree8538f778621efcee6596bfbff87881ce2d317fbd
parentc8795e1f2f4d8617f22c3bd40dad75c75482e164 (diff)
downloadbinutils-6645c8ce71cc9709dcaee1ea42686d20075ad88b.zip
binutils-6645c8ce71cc9709dcaee1ea42686d20075ad88b.tar.gz
binutils-6645c8ce71cc9709dcaee1ea42686d20075ad88b.tar.bz2
Fix typo in vsx-regs.exp test
gdb/ChangeLog 2021-06-15 Carl Love <cel@us.ibm.com> * testsuite/gdb.arch/vsx-regs.exp (gdb_test_no_output): Fix typo in set \$vs$i.v2_double.
-rw-r--r--gdb/testsuite/gdb.arch/vsx-regs.exp2
1 files changed, 1 insertions, 1 deletions
diff --git a/gdb/testsuite/gdb.arch/vsx-regs.exp b/gdb/testsuite/gdb.arch/vsx-regs.exp
index 0b0d2fa..44ed993 100644
--- a/gdb/testsuite/gdb.arch/vsx-regs.exp
+++ b/gdb/testsuite/gdb.arch/vsx-regs.exp
@@ -99,7 +99,7 @@ set float_register ".raw 0xdeadbeefdeadbeef."
# 0: Initialize the (doubleword 1) portion of the VS0-VS31 registers.
for {set i 0} {$i < 32} {incr i 1} {
- gdb_test_no_output "set \$vs$i.v2_double\][0\] = 0"
+ gdb_test_no_output "set \$vs$i.v2_double\[0\] = 0"
}
# 1: Set F0~F31 registers and check if it reflects on VS0~VS31.