index
:
rocket-tools/riscv-tests/env.git
master
priv-1.10
priv-1.9
riscv-test-env-sail
vectorless
Unnamed repository; edit this file 'description' to name the repository.
root
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
v
/
entry.S
Age
Commit message (
Expand
)
Author
Files
Lines
2020-11-24
v/entry.S: replace sbadaddr with stval
Gokturk Yuksek
1
-1
/
+1
2019-12-16
Initialize all the x-registers for determinism
Andrew Waterman
1
-0
/
+32
2019-01-04
Align entry points for RVC compilation
Andrew Waterman
1
-0
/
+4
2018-09-06
Enable EXTRA_INIT macro to work in VM environment (#10)
Michael McKeown
1
-0
/
+1
2017-05-01
Set ELF entry point correctly
Andrew Waterman
1
-2
/
+2
2016-12-06
avoid non-standard predefined macros
Andrew Waterman
1
-1
/
+1
2016-08-17
Avoid division in VM tests
Andrew Waterman
1
-1
/
+0
2016-05-03
Fix multicore VM tests
Andrew Waterman
1
-1
/
+4
2016-05-02
Stop using mtohost/mfromhost registers
Andrew Waterman
1
-29
/
+0
2016-04-30
ERET -> xRET; change memory map
Andrew Waterman
1
-2
/
+4
2016-02-28
WIP on priv spec v1.9
Andrew Waterman
1
-18
/
+12
2015-09-20
Remove Hwacha v3 support
Andrew Waterman
1
-27
/
+1
2015-05-19
Improve coverage of VM tests
Andrew Waterman
1
-18
/
+46
2015-05-09
Update to privileged architecture version 1.7
Andrew Waterman
1
-1
/
+1
2015-03-17
Merge [shm]call into ecall, [shm]ret into eret
Andrew Waterman
1
-1
/
+1
2015-03-16
clean up pt and vector environments
Yunsup Lee
1
-1
/
+0
2015-03-12
Update to new privileged spec
Andrew Waterman
1
-138
/
+115
2014-11-25
use new calling convention
Andrew Waterman
1
-22
/
+21
2014-02-06
fix recursive interrupts, and more improvements to code
Yunsup Lee
1
-7
/
+20
2014-02-06
Improve trap entry code
Andrew Waterman
1
-26
/
+6
2014-02-06
fix vector exceptions on rocket
Yunsup Lee
1
-1
/
+15
2014-01-13
Assume pc-relative addressing
Andrew Waterman
1
-1
/
+1
2013-11-24
Update to new privileged mode
Andrew Waterman
1
-20
/
+20
2013-11-13
split out envs from riscv-tests
Yunsup Lee
1
-0
/
+172