1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
|
#*****************************************************************************
# ma_vsd.S
#-----------------------------------------------------------------------------
#
# Test misaligned vector sd trap.
#
#include "riscv_test.h"
#include "test_macros.h"
RVTEST_RV64S
RVTEST_CODE_BEGIN
setpcr status, SR_EA # enable accelerator
setpcr status, SR_EI # enable interrupt
la a3,handler
mtpcr a3,evec # set exception handler
mfpcr a3,status
li a4,(1 << IRQ_COP)
slli a4,a4,SR_IM_SHIFT
or a3,a3,a4 # enable IM[COP]
mtpcr a3,status
vsetcfg 32,0
li a3,4
vsetvl a3,a3
la a3, src1
la a4, src2
vld vx2,a3
vld vx3,a4
lui a0,%hi(vtcode1)
vf %lo(vtcode1)(a0)
la a3, dest+1
vsd vx1, a3
fence
vtcode1:
add x2,x2,x3
stop
vtcode2:
add x2,x2,x3
stop
handler:
vxcptkill
li x28,2
# check cause
vxcptcause a3
li a4,HWACHA_CAUSE_MISALIGNED_STORE
bne a3,a4,fail
# check vec irq aux
vxcptaux a3
la a4,dest+1
bne a3,a4,fail
# make sure vector unit has cleared out
vsetcfg 32,0
li a3,4
vsetvl a3,a3
la a3,src1
la a4,src2
vld vx2,a3
vld vx3,a4
lui a0,%hi(vtcode2)
vf %lo(vtcode2)(a0)
la a5,dest
vsd vx2,a5
fence
ld a1,0(a5)
li a2,5
li x28,2
bne a1,a2,fail
ld a1,8(a5)
li x28,3
bne a1,a2,fail
ld a1,16(a5)
li x28,4
bne a1,a2,fail
ld a1,24(a5)
li x28,5
bne a1,a2,fail
TEST_PASSFAIL
RVTEST_CODE_END
.data
RVTEST_DATA_BEGIN
TEST_DATA
src1:
.dword 1
.dword 2
.dword 3
.dword 4
src2:
.dword 4
.dword 3
.dword 2
.dword 1
dest:
.dword 0xdeadbeefcafebabe
.dword 0xdeadbeefcafebabe
.dword 0xdeadbeefcafebabe
.dword 0xdeadbeefcafebabe
RVTEST_DATA_END
|
