index
:
rocket-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
rv64si
/
dirty.S
Age
Commit message (
Expand
)
Author
Files
Lines
2020-03-11
Setup a multilevel page table to avoid misaligned superpages caused by variab...
Cedric Orban
1
-0
/
+4
2017-11-27
Rename sbadaddr to satp
Andrew Waterman
1
-1
/
+1
2017-10-30
Declare trap handlers as global symbols. (#87)
Richard Xia
1
-0
/
+1
2017-05-05
Test that superpage PTEs trap when PPN LSBs are set
Andrew Waterman
1
-0
/
+18
2017-05-05
Regularize control flow in dirty-bit test
Andrew Waterman
1
-8
/
+12
2017-03-30
Expand dirty-bit test to test MPRV and SUM
Andrew Waterman
1
-27
/
+30
2017-03-27
Separate page faults from physical memory access exceptions
Andrew Waterman
1
-1
/
+1
2017-03-21
Allow supervisor access to user pages in dirty-bit test
Andrew Waterman
1
-1
/
+1
2017-03-09
Permit flexible dirty-bit behavior
Andrew Waterman
1
-16
/
+26
2016-07-22
Move dirty bit test to rv64si directory
Andrew Waterman
1
-0
/
+93
2015-03-25
split out S-mode tests and M-mode tests
Yunsup Lee
1
-84
/
+0
2015-03-24
Don't assume PRV1/2 and IE1/2 are reset
Andrew Waterman
1
-1
/
+1
2015-03-17
Merge [shm]call into ecall, [shm]ret into eret
Andrew Waterman
1
-1
/
+1
2015-03-14
Add PTE dirty bit test
Andrew Waterman
1
-0
/
+84