index
:
rocket-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
isa
/
rv32mi
Age
Commit message (
Expand
)
Author
Files
Lines
2021-02-01
Align mtvec in rv32mi-p-shamt test
Andrew Waterman
1
-0
/
+1
2020-11-20
Only attempt to build tests supported by compiler
Andrew Waterman
1
-2
/
+0
2020-03-18
Fix shamt.S header (#264)
Takahiro
1
-2
/
+2
2018-08-17
making mtvec_handler global (#150)
Srivatsa Yogendra
1
-0
/
+1
2017-05-17
Manually assemble bad shift amount, since assembler rejects
Andrew Waterman
1
-1
/
+1
2017-04-07
Remove defunct IPI tests
Andrew Waterman
2
-10
/
+0
2016-07-29
Add RV32 RVC and breakpoint tests
Andrew Waterman
2
-1
/
+10
2016-07-22
Move rv32mi dirty bit test to rv32si
Andrew Waterman
2
-11
/
+0
2016-07-07
Update WFI test for priv v1.9
Andrew Waterman
2
-9
/
+0
2016-04-30
ERET -> xRET; new memory map
Andrew Waterman
2
-10
/
+1
2016-03-10
Add missing rv32mi/rv32si tests
Andrew Waterman
4
-0
/
+28
2016-03-03
Some S-mode tests really only belong in M-mode
Andrew Waterman
4
-8
/
+50
2015-07-05
New M-mode timers
Andrew Waterman
1
-4
/
+3
2015-04-03
Run RV32 tests on spike with --isa=RV32
Andrew Waterman
1
-0
/
+2
2015-03-25
split out S-mode tests and M-mode tests
Yunsup Lee
9
-0
/
+81