index
:
rocket-tools/riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
debug
Age
Commit message (
Expand
)
Author
Files
Lines
2023-07-18
debug: Disable unavailable tests.
Tim Newsome
1
-6
/
+9
2023-07-17
Merge pull request #489 from riscv-software-src/power_dance
Tim Newsome
10
-55
/
+196
2023-07-17
debug: Create UnavailableCycleTest
Tim Newsome
1
-0
/
+27
2023-07-17
debug: CeaseRunTest -> UnavailableRunTest
Tim Newsome
2
-3
/
+23
2023-07-17
debug: CeaseMultiTest -> UnavailableMultiTest
Tim Newsome
2
-8
/
+30
2023-07-17
Interact with OpenOCD CLI over stdin/stdout.
Tim Newsome
1
-39
/
+102
2023-07-17
debug: Add support_unavailable_control property.
Tim Newsome
8
-0
/
+10
2023-07-17
parkOtherHarts() already defaults to cease
Tim Newsome
1
-1
/
+1
2023-07-17
Move "monitor targets" calls into a central place.
Tim Newsome
2
-3
/
+1
2023-07-17
Move `import random`
Tim Newsome
1
-1
/
+2
2023-07-14
Remove old warning check in RepeatReadTest
Evgeniy Naydanov
1
-4
/
+0
2023-07-13
Merge pull request #490 from riscv-software-src/flushregs
Tim Newsome
1
-4
/
+4
2023-07-13
debug: flushregs -> maintenance flush register-cache
Tim Newsome
1
-4
/
+4
2023-07-13
Add an exclude list for known failing Hifive1 tests (#485)
Marek Vrbka
1
-0
/
+28
2023-07-10
Merge pull request #486 from en-sc/en-sc/warning-repeat-read
Tim Newsome
1
-2
/
+15
2023-07-07
Merge pull request #487 from riscv-software-src/debug_path
Tim Newsome
2
-8
/
+4
2023-07-07
change warning check in RepeatReadTest
Evgeniy Naydanov
1
-2
/
+15
2023-07-05
Merge pull request #484 from TommyMurphyTM1234/master
Tim Newsome
1
-2
/
+2
2023-06-30
debug: Don't rely on RISCV env
Tim Newsome
2
-8
/
+4
2023-06-30
Fix for https://github.com/riscv-software-src/riscv-tests/issues/482
Tommy Murphy
1
-2
/
+2
2023-06-29
debug: pylint fix.
Tim Newsome
1
-2
/
+2
2023-06-29
Merge pull request #480 from riscv-software-src/pylint
Tim Newsome
1
-4
/
+7
2023-06-29
Add --target-timeout to debug test script.
Tim Newsome
1
-1
/
+7
2023-06-29
Merge pull request #478 from Du-Chao/master
Tim Newsome
1
-4
/
+16
2023-06-27
Pylint fixes.
Tim Newsome
1
-4
/
+7
2023-06-27
Merge pull request #477 from MarekVCodasip/test-exclusion
Tim Newsome
4
-1
/
+52
2023-06-27
Add a way to exclude tests by specifying an exclusion file
Marek Vrbka
4
-1
/
+52
2023-06-15
debug: optimize the FreeRtosTest case.
Chao Du
1
-4
/
+16
2023-06-12
Get gcc and gdb path from environment.
Tim Newsome
1
-7
/
+10
2023-05-25
debug: New pylint => new warnings => new cleanups
Tim Newsome
4
-24
/
+34
2023-05-10
New pylint, so make everything clean again.
Tim Newsome
2
-61
/
+8
2023-05-01
Update OpenOCD cfg files to new syntax
Tim Newsome
7
-34
/
+34
2023-03-01
Fix intermittent IcountTest failure on multi hart.
Tim Newsome
1
-1
/
+1
2023-02-28
Merge pull request #458 from Du-Chao/master
Tim Newsome
1
-2
/
+2
2023-02-21
debug: fix pylint error W0621 redefined-outer-name
Chao Du
1
-2
/
+2
2023-02-16
Add test for icount triggers.
Tim Newsome
1
-0
/
+27
2023-02-02
Fix EtriggerTest on multi-hart targets.
Tim Newsome
1
-0
/
+1
2023-01-06
debug: Add Itrigger test.
Tim Newsome
1
-0
/
+26
2023-01-06
debug: Tweak interrupt.c, so a test can run to exit()
Tim Newsome
1
-1
/
+4
2022-12-29
debug: Add etrigger test.
Tim Newsome
2
-1
/
+20
2022-12-14
debug: Add CeaseRunTest
Tim Newsome
1
-0
/
+23
2022-12-14
debug: Add CeaseStepiTest.
Tim Newsome
2
-3
/
+37
2022-12-14
debug: Create CeaseMultiTest. (#436)
Tim Newsome
2
-2
/
+55
2022-12-14
debug: Remove unnecessary exit() functions. (#437)
Tim Newsome
3
-11
/
+4
2022-12-08
Fix regression in VcsSim introduced by #334 (#440)
Jerry Zhao
1
-0
/
+1
2022-12-01
debug: Disassemble memory when a failure happens. (#432)
Tim Newsome
1
-1
/
+1
2022-12-01
`flush regs` -> `maintenance flush register-cache` (#431)
Tim Newsome
1
-1
/
+1
2022-12-01
debug: Park unused harts with a cease instruction. (#434)
Tim Newsome
3
-2
/
+23
2022-12-01
Share exit() among more tests. (#433)
Tim Newsome
3
-16
/
+9
2022-11-10
SvNNTest needs 32KB of RAM. (#428)
Tim Newsome
2
-4
/
+7
[prev]
[next]