aboutsummaryrefslogtreecommitdiff
path: root/debug/targets/RISC-V/spike-2-hwthread.cfg
diff options
context:
space:
mode:
Diffstat (limited to 'debug/targets/RISC-V/spike-2-hwthread.cfg')
-rw-r--r--debug/targets/RISC-V/spike-2-hwthread.cfg10
1 files changed, 5 insertions, 5 deletions
diff --git a/debug/targets/RISC-V/spike-2-hwthread.cfg b/debug/targets/RISC-V/spike-2-hwthread.cfg
index dc60ced..c10ad8f 100644
--- a/debug/targets/RISC-V/spike-2-hwthread.cfg
+++ b/debug/targets/RISC-V/spike-2-hwthread.cfg
@@ -1,9 +1,9 @@
# Connect to a mult-icore RISC-V target, exposing each hart as a thread.
-adapter_khz 10000
+adapter speed 10000
-interface remote_bitbang
-remote_bitbang_host $::env(REMOTE_BITBANG_HOST)
-remote_bitbang_port $::env(REMOTE_BITBANG_PORT)
+adapter driver remote_bitbang
+remote_bitbang host $::env(REMOTE_BITBANG_HOST)
+remote_bitbang port $::env(REMOTE_BITBANG_PORT)
set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10e31913
@@ -30,7 +30,7 @@ riscv resume_order reversed
init
set challenge [riscv authdata_read]
-riscv authdata_write [expr $challenge + 1]
+riscv authdata_write [expr {$challenge + 1}]
halt