aboutsummaryrefslogtreecommitdiff
path: root/isa/rv64si
diff options
context:
space:
mode:
authorLuke Wren <wren6991@gmail.com>2021-07-19 22:58:15 +0100
committerGitHub <noreply@github.com>2021-07-19 14:58:15 -0700
commiteeacd5507db7a0f50ca8c4f27aff220fcbb60bdf (patch)
treeb0736db8b4a4843c3f728124d9256fc18355db87 /isa/rv64si
parent5ce1c35621b19b62fc02b74c27995fb7be74a11c (diff)
downloadriscv-tests-eeacd5507db7a0f50ca8c4f27aff220fcbb60bdf.zip
riscv-tests-eeacd5507db7a0f50ca8c4f27aff220fcbb60bdf.tar.gz
riscv-tests-eeacd5507db7a0f50ca8c4f27aff220fcbb60bdf.tar.bz2
Debug tests: catch write to nonexistent trigger registers in entry.S (#348)
Diffstat (limited to 'isa/rv64si')
0 files changed, 0 insertions, 0 deletions