aboutsummaryrefslogtreecommitdiff
path: root/debug/testlib.py
diff options
context:
space:
mode:
authorTim Newsome <tim@sifive.com>2020-12-14 12:40:54 -0800
committerGitHub <noreply@github.com>2020-12-14 12:40:54 -0800
commit67cb46859f51e71d4fc17df22673d7410056fbb7 (patch)
tree5e001d039f4df8af633e4f4481d443e0cab7001e /debug/testlib.py
parentcbeadfda33ba8bc04b620a49bda8873fd52b9f1c (diff)
downloadriscv-tests-67cb46859f51e71d4fc17df22673d7410056fbb7.zip
riscv-tests-67cb46859f51e71d4fc17df22673d7410056fbb7.tar.gz
riscv-tests-67cb46859f51e71d4fc17df22673d7410056fbb7.tar.bz2
Add tests for memory sampling feature. (#300)
Diffstat (limited to 'debug/testlib.py')
-rw-r--r--debug/testlib.py2
1 files changed, 1 insertions, 1 deletions
diff --git a/debug/testlib.py b/debug/testlib.py
index 1b90caa..d8fc891 100644
--- a/debug/testlib.py
+++ b/debug/testlib.py
@@ -138,7 +138,7 @@ class Spike:
if not self.progbufsize is None:
cmd += ["--dm-progsize", str(self.progbufsize)]
- cmd += ["--dm-sba", "32"]
+ cmd += ["--dm-sba", "64"]
if not self.dmi_rti is None:
cmd += ["--dmi-rti", str(self.dmi_rti)]