aboutsummaryrefslogtreecommitdiff
path: root/debug/targets.py
diff options
context:
space:
mode:
authorcgsfv <cgsfv@users.noreply.github.com>2018-11-14 10:55:36 +0100
committercgsfv <cgsfv@users.noreply.github.com>2018-11-14 10:55:36 +0100
commit8a46e6b0064239805855ea9519b327fdb61c4203 (patch)
tree1ced7457d28e04c8d83f4814d9e286d1a78135ff /debug/targets.py
parent94a29da063eecda0f37f9f6a97ffb39a47825b35 (diff)
downloadriscv-tests-8a46e6b0064239805855ea9519b327fdb61c4203.zip
riscv-tests-8a46e6b0064239805855ea9519b327fdb61c4203.tar.gz
riscv-tests-8a46e6b0064239805855ea9519b327fdb61c4203.tar.bz2
Cleanup and renamed test flag to invalid_memory_returns_zero
Diffstat (limited to 'debug/targets.py')
-rw-r--r--debug/targets.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/debug/targets.py b/debug/targets.py
index b5b7f7b..5d7976b 100644
--- a/debug/targets.py
+++ b/debug/targets.py
@@ -79,8 +79,8 @@ class Target(object):
# hardware will every do that.
implements_custom_test = False
- # Target uses the DTM Version 0.13 for memory accesses
- uses_dtm_version_013 = False
+ # When true it indicates that reading invalid memory doesn't return an error
+ invalid_memory_returns_zero = False
# Internal variables:
directory = None