aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2018-10-10Add "--with-max-memory-bytes", to limit the used memorymaxmemPalmer Dabbelt4-14/+40
2018-09-23Avoid writing reserved values to pmpaddr CSRAndrew Waterman1-1/+2
2018-09-17Fix git-submodule fatal error for berkeley-softfloat-3Michael Clark1-0/+0
2018-09-17Add softfloat/README.md detailing sourceMichael Clark1-0/+10
2018-08-15Fix printm on RV32 (#119)Andrew Waterman1-0/+16
2018-08-06Add some exception handling functions to s-mode to handle exception return fr...wxjstz1-0/+28
2018-08-03Merge pull request #104 from heshamelmatary/disable_vmPalmer Dabbelt7-1/+57
2018-07-12minit: Move pmp setup code to a separate function to avoid duplicating codeHesham Almatary1-11/+7
2018-07-12bbl: boot payload in machine mode when --enable-boot-machine is passedHesham Almatary4-0/+37
2018-07-12configure: Add --enable-boot-machine in BBLHesham Almatary3-0/+23
2018-07-11Merge pull request #113 from riscv/licensePalmer Dabbelt394-5549/+33859
2018-07-11Merge pull request #91 from bukinr/masterPalmer Dabbelt1-1/+1
2018-07-11Merge pull request #103 from zongbox/commentPalmer Dabbelt1-1/+1
2018-07-11Upgrade to SoftFloat 3eAndrew Waterman388-5544/+33807
2018-07-10Fix license on f32_classify and f64_classify (I wrote them)Andrew Waterman2-2/+2
2018-07-10Don't look for riscv_logo.txt if logo is not enabledAndrew Waterman3-3/+19
2018-07-10License my ASCII RISC-V logoAndrew Waterman1-0/+31
2018-07-09Properly license all nontrivial filesAndrew Waterman186-238/+955
2018-06-21Merge pull request #102 from zongbox/m32-v2Kito Cheng3-52/+39
2018-06-21Replace the --enable-32bit option by --with-archZong Li3-52/+39
2018-06-20Fix problem of casting u64 to void* on 32-bit environment (#111)Zong Li1-2/+2
2018-05-22Merge pull request #107 from michaeljclark/fdt-firmware-onlyPalmer Dabbelt9-11/+115
2018-05-22RISC-V: Support separate firmware and kernel payloadMichael Clark9-11/+115
2018-05-21machine,minit: initialize emulated FCSR in enter_supervisor_mode() (#106)Zihao Yu1-0/+4
2018-05-15Fix for missing supervisor mode when running on E51 (#96)Jim Straus1-3/+10
2018-05-09Correct the comment of timer interruptZong Li1-1/+1
2018-04-27Fix typo of perf counter (#100)Zong Li1-2/+2
2018-04-24Enable FPU in PK, regardless of FPU presenceAndrew Waterman1-1/+1
2018-04-10SBI emulation of reads and writes to perf counters and config (#98)Alex Solomatnikov1-0/+58
2018-04-09Fix the wrong access of ipi pending address (#99)Zong Li1-2/+2
2018-03-23Include .bss section to the binary so dtb_output() gets full sizeRuslan Bukin1-1/+1
2018-03-21Fix build with compilers defaulting to PIE (#90)aurel322-2/+2
2018-03-20minit: insert printm as work-around for a race conditionWesley W. Terpstra1-0/+1
2018-03-16Changed install_subdir to $host_alias with substituted 64->32 instead… (#89)Rishi Khan3-7/+9
2018-03-15Update config.guess/config.subAndrew Waterman2-861/+950
2018-03-15Don't link build-id stringAndrew Waterman2-0/+4
2018-03-05mtrap: add a halt IPI used for poweroff (#86)Wesley W. Terpstra3-11/+18
2018-02-01Bump the Linux version PK claims to supportAndrew Waterman1-1/+1
2018-01-22Merge pull request #77 from riscv/mtrap-fixPalmer Dabbelt1-1/+1
2018-01-22mtrap: loop forever, reallyWesley W. Terpstra1-1/+1
2018-01-22Merge pull request #76 from riscv/racePalmer Dabbelt1-9/+2
2018-01-22Boot on the first hartPalmer Dabbelt1-9/+2
2018-01-09Remove the repeating bitmask of medeleg register (#74)Zong Li1-1/+0
2017-12-16Merge pull request #73 from riscv/flush_icachePalmer Dabbelt2-0/+4
2017-12-13Add __riscv_flush_icachePalmer Dabbelt2-0/+4
2017-12-13Merge pull request #72 from riscv/16550Palmer Dabbelt5-0/+95
2017-12-12Add a 16550 UART driver to back the SBI consolePalmer Dabbelt5-0/+95
2017-12-12Bump encoding.hAndrew Waterman3-23/+26
2017-11-03Merge pull request #69 from riscv/endingsPalmer Dabbelt2-1/+6
2017-11-03Fix line endings in the logoPalmer Dabbelt2-1/+6
generated by cgit v1.1 at 2024-06-25 02:32:11 +0000