aboutsummaryrefslogtreecommitdiff
path: root/src/target/cortex_m.c
AgeCommit message (Expand)AuthorFilesLines
2025-04-19target: drop unused parameter to target_create()Antonio Borneo1-1/+1
2025-02-22target: Use 'bool' data type in target_{step,resume}Marc Schink1-11/+12
2025-02-16target/cortex_m: call adapter_deassert_reset() only if srst is configuredTomas Vanek1-2/+4
2025-01-25target: cortex_m: add support of ARMv8.1-M register 'vpr'Antonio Borneo1-0/+4
2024-11-23target/cortex_m: Use LOG_TARGET_xxx()Marc Schink1-5/+5
2024-11-02target: cortex_m: fix polling for target kept under resetAntonio Borneo1-0/+12
2024-10-05OpenOCD: drop comparison with true/falseAntonio Borneo1-1/+1
2024-10-05target: convert 'unsigned' to 'unsigned int'Antonio Borneo1-7/+7
2024-10-05openocd: fix conversion string for stdint valuesAntonio Borneo1-6/+4
2024-07-28cortex_m: fix scan-build false positiveAntonio Borneo1-2/+3
2024-07-13target: cortex_m: replace 'implementor' with 'implementer'Antonio Borneo1-2/+2
2024-07-13target: cortex_m: add detection for Cortex-M52Antonio Borneo1-0/+6
2024-07-01target/cortex_m: workaround Cortex-M7 erratum 3092511Tomas Vanek1-2/+79
2024-06-23itm: fix default initializationAntonio Borneo1-2/+2
2024-06-17target/cortex_m: allow poll quickly get out of TARGET_RESET stateTomas Vanek1-1/+5
2024-05-04cortex_m: don't try to halt not-examined targetsAntonio Borneo1-0/+5
2024-05-04target: cortex_m: fix display of DWT registersAntonio Borneo1-0/+1
2024-02-11target/cortex_m: fix couple of commentsTomas Vanek1-8/+6
2024-02-11target/cortex_m: drop useless target_halt() callTomas Vanek1-27/+4
2024-02-11target/cortex_m: prevent asserting reset if examine is deferredTomas Vanek1-1/+2
2024-01-13cortex_m: add detection of MVE feature for Armv8.1-M coresTarek BOCHKATI1-19/+32
2023-12-30target/cortex_m: Add Cortex-M85 partMarc Schink1-0/+6
2023-10-02target/cortex_m: support Infineon Cortex-M33 from SLx2 MCUAhmed Boughanmi1-0/+5
2023-09-17target/cortex_m: support DWT version 2.1 for Archv8_MFedi Bouzazi1-1/+2
2023-08-26target/cortex_m: Add Realtek Real-M200 and M300Karl Palsson1-0/+11
2023-08-26target/cortex_m: check core implementor fieldKarl Palsson1-16/+16
2023-08-08breakpoints: use 64-bit type for watchpoint mask and valueParshintsev Anatoly1-14/+8
2023-07-29target: fix messages and return values of failed op because not haltedTomas Vanek1-5/+5
2023-06-02cortex_m: fix reading of DCB_DSCSR registerBohdan Tymkiv1-5/+2
2023-05-13openocd: trivial replace of jim-nvp with new nvpAntonio Borneo1-4/+5
2023-01-15target/cortex_m: add SMP support for Cortex-MTomas Vanek1-19/+207
2022-12-18cortex_m: handle armv8m cores without security extensionAntonio Borneo1-1/+17
2022-12-17arm_adi_v5: fix SIGSEGV due to failing re-examineAntonio Borneo1-27/+14
2022-10-08target/cortex_m: try to re-examine under reset in cortex_m_assert_reset()Tomas Vanek1-1/+9
2022-10-08target/cortex_m: make reset robust againTomas Vanek1-17/+27
2022-09-18openocd: fix SPDX tag format for files .cAntonio Borneo1-1/+1
2022-09-13target: make local symbols staticAntonio Borneo1-1/+1
2022-09-13openocd: remove CamelCase symbols *xPSR*Antonio Borneo1-4/+4
2022-09-03target/arm: Add support with identify STAR-MC1iysheng1-0/+6
2022-08-15target/cortex_m: supress historical reset detectionTomas Vanek1-0/+19
2022-08-14target/cortex_m: prevent segmentation fault in cortex_m_poll()Tomas Vanek1-0/+10
2022-07-23openocd: src/target: replace the GPL-2.0-or-later license tagAntonio Borneo1-13/+2
2022-06-24arm_adi_v5: add ap refcount and add get/put around ap useAntonio Borneo1-3/+16
2022-03-19target: Rework 'set' variable of break-/watchpointsMarc Schink1-21/+21
2022-03-12cortex_m: use LOG_TARGET_XXXTarek BOCHKATI1-106/+104
2021-12-18target/cortex_m: minor refactoring in cortex_m_store_core_reg_u32()Tomas Vanek1-3/+1
2021-12-11cortex_m: remove last references to debugport_init()Antonio Borneo1-1/+0
2021-11-25target/hla_target: set cortex_m->common_magicTomas Vanek1-1/+1
2021-11-18cortex_m: Restore fast register reads if no polling is neededAndreas Fritiofson1-0/+10
2021-11-18target/cortex_m: faster reading of all CPU registersTomas Vanek1-9/+170