index
:
rocket-tools/riscv-opcodes.git
confprec
debug
incoresemi-migration-to-new-format
llvm-encodings
master
mvp
riscv-bitmanip
rnmi
rvv
v
vadc
wfmi
zfh
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
Makefile
Age
Commit message (
Expand
)
Author
Files
Lines
2022-06-09
avoid rv128 extension for encoding.h generation
Neel Gala
1
-1
/
+1
2022-05-02
Fix make install
Andrew Waterman
1
-4
/
+1
2022-05-02
Merge branch 'migration-to-new-format' of https://github.com/incoresemi/riscv...
incoresemi-migration-to-new-format
Andrew Waterman
1
-29
/
+39
2022-05-02
adding support for spinalhdl code generation
Neel Gala
1
-1
/
+5
2022-05-02
adding backward compatible makefile targets
Neel Gala
1
-8
/
+16
2022-04-30
add spinalhdl support (#108)
Ncerzzk
1
-1
/
+4
2022-04-08
updated python script, Makefile and README to process new files
Neel Gala
1
-29
/
+26
2022-04-05
Fix makefile to avoid explicitly invoking python
Andrew Waterman
1
-1
/
+1
2022-04-04
Clean up handling of scalar crypto extensions (#105)
Zenithal
1
-1
/
+1
2022-02-13
Clean up handling of bitmanip extensions
Andrew Waterman
1
-1
/
+1
2021-12-15
add quotes around 'make' command
Andrew Waterman
1
-1
/
+1
2021-12-16
Make intermediate header file
Tsukasa OI
1
-3
/
+5
2021-12-13
Add Zicbo{m,p,z} instructions (#91)
Tsukasa #01 (a4lg)
1
-1
/
+1
2021-07-28
RVP: v0.5.2 support
Chun-Ping Chung
1
-1
/
+1
2021-07-19
Virtual memory updates (#76)
Daniel Lustig
1
-1
/
+1
2021-02-19
scalar-crypto: Add opcodes for RV32K, RV64K
Ben Marshall
1
-1
/
+1
2021-01-08
Add Zfh encoding
Andrew Waterman
1
-1
/
+1
2020-11-13
Merge branch 'riscv-bitmanip'
Andrew Waterman
1
-1
/
+1
2020-11-08
Support generating Rust code (#52)
Ngo Iok Ui (Wu Yu Wei)
1
-0
/
+3
2020-08-21
Add header to .h files. (#48)
Tim Newsome
1
-1
/
+6
2020-07-31
hyperviosr: add csr mask and interrupt macro name
Chih-Min Chao
1
-1
/
+1
2020-06-10
Rebase d242e1ed7 onto master
Andrew Waterman
1
-1
/
+1
2020-04-07
Remove RV128 for now, because it is quite speculative
Andrew Waterman
1
-2
/
+2
2020-03-03
Factor out RVC opcodes into per-extension files
Andrew Waterman
1
-3
/
+3
2020-03-03
Factor out opcodes into per-extension files
Andrew Waterman
1
-2
/
+2
2020-03-03
Clean up Makefile
Andrew Waterman
1
-9
/
+12
2019-09-12
fesvr no longer needs encoding.h
Andrew Waterman
1
-3
/
+2
2019-08-03
(Partially) fix #30 (#31)
Tommy Thorn
1
-12
/
+12
2019-06-19
Remove redundant entry from Makefile
Andrew Waterman
1
-1
/
+1
2019-06-18
Add pseudos for RV32 shifts with correct immediate constraint
Andrew Waterman
1
-1
/
+1
2019-05-17
Add pseudos for masked/unmasked vmerge to help with decoding
Andrew Waterman
1
-2
/
+2
2019-05-16
rvv: vector instruction encoding
Chih-Min Chao
1
-2
/
+2
2019-04-23
Updated path to FESVR_H in Makefile (#25)
Torbjørn
1
-1
/
+1
2019-02-11
Add SystemVerilog generation (#24)
Florian Zaruba
1
-0
/
+3
2018-09-10
Include RVC pseudos in chisel decoder
Andrew Waterman
1
-1
/
+1
2017-11-27
Don't copy encoding.h to binutils anymore
Andrew Waterman
1
-4
/
+0
2017-11-27
Generate encoding.h for OpenOCD as well. (#16)
Tim Newsome
1
-2
/
+3
2017-05-17
Merge remote-tracking branch 'origin/priv-1.10'
Palmer Dabbelt
1
-1
/
+1
2017-03-31
Support generating Go code (#3)
Benjamin Barenblat
1
-0
/
+3
2017-02-14
Don't update binutils' riscv-opc.h automatically anymore
Andrew Waterman
1
-1
/
+1
2016-06-01
Update path to binutils
Andrew Waterman
1
-1
/
+1
2016-03-10
Reflect new location of encoding.h in riscv-pk
Andrew Waterman
1
-1
/
+1
2016-01-13
remove hwachaV3 definitions
Colin Schmidt
1
-7
/
+1
2015-11-06
Revert "Revert "Enable the four custom instructions""
Andrew Waterman
1
-1
/
+1
2015-09-28
Include pseudo-ops in inst.chisel
Andrew Waterman
1
-2
/
+2
2015-09-08
No need to provide GCC with encoding.h anymore
Andrew Waterman
1
-2
/
+1
2015-09-08
update to latest RVC proposal
Andrew Waterman
1
-2
/
+2
2015-05-31
RVC v1.7 encoding
Andrew Waterman
1
-1
/
+1
2015-05-09
Update to privileged architecture version 1.7
Andrew Waterman
1
-1
/
+4
2015-04-02
Distinguish Sv39/Sv48; reserve some PPN bits
Andrew Waterman
1
-1
/
+1
[next]