| Age | Commit message (Collapse) | Author | Files | Lines | |
|---|---|---|---|---|---|
| 2014-08-15 | Added PC histogram option. | Christopher Celio | 1 | -1/+12 | |
| - Spits out all PCs (on 4B granularity) executed with count. - Requires a compile time configuration option. - Also requires a run-time flag. | |||||
| 2014-01-13 | Improve performance for branchy code | Andrew Waterman | 1 | -1/+1 | |
| We now use a heavily unrolled loop as the software I$, which allows the host machine's branch target prediction to associate target PCs with unique-ish host PCs. | |||||
| 2013-10-28 | Pass target machine's return code back to OS | Andrew Waterman | 1 | -1/+2 | |
| 2013-10-18 | refactor disassembler, and add hwacha disassembler | Yunsup Lee | 1 | -3/+14 | |
| 2013-09-23 | Fix Scott's deadlock | Andrew Waterman | 1 | -4/+3 | |
| Not Scott's fault, I mean | |||||
| 2013-09-11 | Implement zany immediates | Andrew Waterman | 1 | -2/+1 | |
| 2013-09-10 | Don't tick HTIF as often | Andrew Waterman | 1 | -4/+4 | |
| 2013-08-13 | Implement RoCC and add a dummy RoCC | Andrew Waterman | 1 | -1/+1 | |
| Enable it with --extension=dummy | |||||
| 2013-08-11 | Instructions are no longer member functions | Andrew Waterman | 1 | -10/+8 | |
| 2013-07-22 | Add xspike program | Andrew Waterman | 1 | -1/+12 | |
| 2013-07-19 | Use calloc to allocate target memory | Andrew Waterman | 1 | -18/+7 | |
| It just calls mmap under the hood, anyway... | |||||
| 2013-07-12 | Eliminate infinite loop in debug mode | Andrew Waterman | 1 | -0/+10 | |
| 2013-07-12 | Exit cleanly from debug console | Andrew Waterman | 1 | -8/+15 | |
| 2013-07-12 | Favor procs.size() over num_cores() | Andrew Waterman | 1 | -3/+5 | |
| 2013-03-29 | add load-reserved/store-conditional instructions | Andrew Waterman | 1 | -7/+17 | |
| 2013-03-25 | add BSD license | Andrew Waterman | 1 | -0/+2 | |
| 2013-03-25 | add missing #include | Andrew Waterman | 1 | -0/+1 | |
| 2013-02-12 | make HTIF interactions deterministic; fix race | Andrew Waterman | 1 | -3/+2 | |
| 2013-01-25 | change htif to link against libfesvr | Andrew Waterman | 1 | -20/+20 | |
| 2012-05-15 | fix htif interaction with interactive mode | Andrew Waterman | 1 | -5/+8 | |
| 2012-05-09 | per-core tohost/fromhost registers | Andrew Waterman | 1 | -31/+6 | |
| update your fesvr | |||||
| 2012-03-24 | new supervisor mode | Andrew Waterman | 1 | -0/+5 | |
| 2012-02-08 | initialize tohost and fromhost | Yunsup Lee | 1 | -0/+2 | |
| 2012-01-31 | poll HTIF occasionally | Andrew Waterman | 1 | -4/+9 | |
| 2011-11-11 | Changed supervisor mode | Andrew Waterman | 1 | -0/+5 | |
| - initial PC is 0x2000 - PCRs renumbered - clearing IPIs now requires a write to a different PCR - IRQs are each given their own cause # | |||||
| 2011-10-18 | yunsup made this fix..ask him | Yunsup Lee | 1 | -0/+1 | |
| 2011-06-27 | Builds and runs on Mac OS 10.6.7 | Andrew Waterman | 1 | -2/+6 | |
| 2011-06-19 | temporary undoing of renaming | Andrew Waterman | 1 | -0/+92 | |
| 2011-06-12 | [sim] renamed to riscv-isa-run | Andrew Waterman | 1 | -351/+0 | |
| 2011-06-11 | [xcc] cleaned up mmu code | Andrew Waterman | 1 | -26/+48 | |
| 2011-05-28 | [fesvr,xcc,sim] fixed multicore sim for akaros | Andrew Waterman | 1 | -11/+32 | |
| 2011-04-30 | [sim] hacked in a dcache simulator | Andrew Waterman | 1 | -2/+2 | |
| 2011-04-16 | [sim] added "str" debug command | Andrew Waterman | 1 | -0/+17 | |
| it prints the c string starting at the specified memory address. | |||||
| 2011-04-15 | [sim] added icache simulator (disabled by default) | Andrew Waterman | 1 | -2/+2 | |
| 2011-04-09 | [sim] add vt stuff | Yunsup Lee | 1 | -1/+1 | |
| 2011-03-25 | [xcc,pk,opcodes,sim] updated encoding/insn names | Andrew Waterman | 1 | -1/+1 | |
| 2011-01-18 | [opcodes, sim, xcc] made *w insns illegal in RV32 | Andrew Waterman | 1 | -3/+3 | |
| now generic variants behave differently in RV32 and RV64. | |||||
| 2010-12-27 | [sim] fixed some compiler warnings | Andrew Waterman | 1 | -0/+1 | |
| 2010-11-21 | [xcc, sim, pk] link register is now x1 | Andrew Waterman | 1 | -0/+5 | |
| 2010-09-08 | [sim] add while to interactive_until | Yunsup Lee | 1 | -24/+41 | |
| 2010-09-08 | [sim] change applink for tohost/fromhost | Yunsup Lee | 1 | -2/+2 | |
| 2010-09-06 | [sim] fixed bug in msub.d; added ability to print FPRs in debug mode | Andrew Waterman | 1 | -0/+36 | |
| 2010-08-09 | [sim] removed unused elf loader | Andrew Waterman | 1 | -25/+0 | |
| 2010-07-22 | [sim] various fixes to get the sim work with the fesvr | Yunsup Lee | 1 | -0/+2 | |
| 2010-07-21 | [pk,sim] first cut of appserver communication link | Andrew Waterman | 1 | -11/+26 | |
| 2010-07-18 | Reorganized directory structure | Andrew Waterman | 1 | -0/+240 | |
| Moved cross-compiler to /xcc/ rather than / Added ISA sim in /sim/ Added Proxy Kernel in /pk/ (to be cleaned up) Added opcode map to /opcodes/ (ditto) Added documentation to /doc/ | |||||
 |
index : rocket-tools/riscv-isa-sim.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |