index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
disasm
Age
Commit message (
Expand
)
Author
Files
Lines
2021-11-02
remove uret (#847)
Markku-Juhani O. Saarinen
1
-1
/
+0
2021-10-18
Speed up operand disassembly
Andrew Waterman
1
-17
/
+14
2021-10-18
Speed up disassembler_t::lookup
Andrew Waterman
1
-10
/
+17
2021-10-14
Split 'P' to EXT_ZPN and friends (#830)
marcfedorow
1
-15
/
+17
2021-08-27
disasm: hyp: add hypervisor instructions (#785)
Chih-Min Chao
1
-7
/
+35
2021-08-08
Removed SWAP16 encoding and implementation header. (#766)
marcfedorow
1
-1
/
+0
2021-07-29
Significantly speed up compilation of disassembler
Andrew Waterman
1
-257
/
+372
2021-07-28
Significantly speed up compilation with GCC
Andrew Waterman
1
-2
/
+0
2021-07-28
Update disassembly to reflect renamed vector instructions
Andrew Waterman
1
-5
/
+5
2021-07-28
scalar-crypto: Remove remaining RV*_ONLY code
Ben Marshall
1
-8
/
+0
2021-07-20
Priv virtual memory updates (#750)
Daniel Lustig
1
-0
/
+6
2021-06-04
rvv: vdot has been removed
Chih-Min Chao
1
-3
/
+0
2021-05-10
Support RISC-V p-ext-proposal v0.9.2 (#637)
ChunPing Chung
1
-0
/
+343
2021-03-08
Merge pull request #649 from ben-marshall/scalar-crypto-fix
Andrew Waterman
1
-0
/
+8
2021-02-24
rvv: add vsetivli
Chih-Min Chao
1
-0
/
+1
2021-02-24
rvv: add vse1/vle1
Chih-Min Chao
1
-0
/
+3
2021-02-23
rvv: rename sqrt/reciprocal instructions
Chih-Min Chao
1
-2
/
+2
2021-02-23
rvv: disas: reserved sew >= 128
Chih-Min Chao
1
-4
/
+0
2021-02-18
scalar-crypto: Fix decoding of RV64 AES instructions.
Ben Marshall
1
-0
/
+8
2021-01-17
rvb: add xperm.[nbhw] (#629)
Chih-Min Chao
1
-0
/
+4
2021-01-08
Update Zba/Zbb/Zbc to v0.93; Zbs/Zbe to v0.94-draft
Andrew Waterman
1
-12
/
+13
2021-01-08
Remove RV128 fmv.x.q/fmv.q.x instructions from disassembler
Andrew Waterman
1
-2
/
+0
2020-12-15
Add Zba/Zbb to disassembler
Andrew Waterman
1
-0
/
+27
2020-12-14
disasm: show fench's predecessor and successor
Chih-Min Chao
1
-1
/
+25
2020-12-02
rvv: index load/store have benn separated into ordered and unordered parts (#...
Chih-Min Chao
1
-4
/
+8
2020-10-22
Start adding B ext to disassembler
Andrew Waterman
1
-0
/
+13
2020-09-29
Partially revert removal of .pc.in files; add disasm.pc.in
Abhinay Kayastha
1
-1
/
+3
2020-09-22
Separate build of spike and spike-dasm
Andrew Waterman
4
-0
/
+1334
[prev]