aboutsummaryrefslogtreecommitdiff
path: root/softfloat/f32_sub.c
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2022-05-25 18:06:52 -0700
committerAndrew Waterman <andrew@sifive.com>2022-05-25 18:06:52 -0700
commitc8bceaefcea4daed34779d6193ddf5e4379b3bcc (patch)
tree57253a57ca5e86b711d31d9da0609c3e761ba69c /softfloat/f32_sub.c
parentd392e69f96a4e6eef772c108fd10aed320b86e76 (diff)
downloadriscv-isa-sim-c8bceaefcea4daed34779d6193ddf5e4379b3bcc.zip
riscv-isa-sim-c8bceaefcea4daed34779d6193ddf5e4379b3bcc.tar.gz
riscv-isa-sim-c8bceaefcea4daed34779d6193ddf5e4379b3bcc.tar.bz2
Simplify handling of misaligned loads/stores
Diffstat (limited to 'softfloat/f32_sub.c')
0 files changed, 0 insertions, 0 deletions